Dear Mehmet Arif Bağcı,
it is related to the throughput. In these "utilization timelines" you can view each slot as a cycle in which an instruction starts in its pipeline. If a core has two FMA pipelines, it can start (or retire) two FMAs each cycle. A possible third one will have to go to the next cycle.
Hope that helps,
Georg.