



Modern compute node architecture (multicore)

An introduction for software developers



Multi-core today: Intel Xeon Ice Lake (2021)

- Xeon "Ice Lake SP" (Platinum/Gold/Silver/Bronze): Up to 40 cores running at 2+ GHz (+ "Turbo Mode" 3.7 GHz),
- Simultaneous Multithreading
 → reports as 80-way chip
- ~15 Billion Transistors / ~10 nm / up to 270 W









A deeper dive into core architecture



Stored Program Computer



General-purpose cache based microprocessor core

- Implements "Stored Program Computer" concept
- Similar designs on all modern systems
- (Still) multiple potential bottlenecks

The clock cycle is the "heartbeat" of the core







In-core features

Pipelining, Superscalarity, SIMD







First result is available after 5 cycles (=latency of pipeline)! Wind-up/-down phases: Empty pipeline stages

(c) NHR@FAU 2021

Instruction-level parallelism: Superscalar execution

Multiple units enable use of Instruction Level Parallelism (ILP): Instruction stream is "parallelized" on the fly



- Issuing m concurrent instructions per cycle: m-way superscalar
- Modern processors are 3- to 6-way superscalar & can perform 2 floating point instructions per cycles

Superscalar/OoO execution and steady state



Hardware takes care of executing instructions as soon as their operands are available: Out-Of-Order (OOO) execution

Basic Node Architecture

(c) NHR@FAU 2021

Basic Node Architecture

SIMD processing

- Single Instruction Multiple Data (SIMD) operations allow the execution of the same operation on "wide" registers from a single instruction
- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit \rightarrow 2 double precision floating point operands
 - AVX: register width = 256 Bit \rightarrow 4 double precision floating point operands
 - AVX-512: ... you guessed it!
- Adding two registers holding double precision floating point operands:



June 2022

Scalar (non-SIMD) execution

Register width:

1 operand (scalar)

Scalar execution



Data-parallel (SIMD) execution

```
double *A, *B, *C;
for (int j=0; j<size; j++){
        A[j] = B[j] + C[j];
}
```

Register widths (double prec.):

- 1 operand
- 2 operands (SSE)



• 4 operands (AVX)



• 8 operands (AVX512)



SIMD execution



SIMD by compiler



June 2022





Memory Hierarchy

The "DRAM gap"

DP peak performance and peak main memory bandwidth for a single Intel processor (chip)



Basic Node Architecture

You can either build a small and fast memory or a large and slow memory.



Purpose of many optimizations is to load data from fast memory layers.

Data transfers in a memory hiararchy

Caches help with getting instructions and data to the CPU "fast" How does data travel from memory to the CPU and back?

- Remember: Caches are organized in cache lines (e.g., 64 bytes)
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- Registers can only "talk" to the L1 cache
- MISS: Load or store instruction does not find the data in acache level
 - \rightarrow CL transfer required



Example: Array copy A(:)=C(:)



- 1. Report performance for different N, choose iter so that accurate time measurement is possible
- 2. This kernel is limited by data transfer performance for all memory levels on all architectures, ever!

Basic Node Architecture

Schönauer triad on one IvyBridge core 2.2GHz



(c) NHR@FAU 2021





Multicore Chips

Memory bandwidth scaling Node topology and performance



Node topology of HPC systems



Basic Node Architecture

Putting the cores & caches together AMD Epyc 7742 64-Core Processor («Rome»)

- Core features:
 - Two-way SMT
 - Two 256-bit SIMD FMA units (AVX2)
 →16 flops/cycle
 - 32 KiB L1 data cache per core
 - 512 KiB L2 cache per core
- 64 cores per socket hierarchically built up from
 - I6 CCX with 4 cores and 16 MiB of L3 cache
 - 2 CCX form 1 CCD (silicon die)
 - 8 CCDs connected to IO device "Infinity Fabric" (memory controller & PCIe)
- 8 channels of DDR4-3200 per IO device
 - MemBW: 8 ch x 8 byte x 3.2 GHz = 204.8 GB/s
- ccNUMA-feature (Boot time option):
 - Node Per Socket (NPS)=1, 2 or 4
 - NPS=4 \rightarrow 4 ccNUMA domains



Parallelism in a modern compute node

Parallel and shared resources within a shared-memory node



Parallel resources:

- Execution/SIMD units 1
- Cores
- Inner cache levels 3
- Sockets / ccNUMA domains
- Multiple accelerators 5

Shared resources:

- Outer cache level per socket
- Memory bus per socket 7
- Intersocket link 8
- PCIe bus(es) 9
- Other I/O resources 10

How does your application react to all of those details?

(c) NHR@FAU 2021

4

Scalable and saturating behavior

Clearly distinguish between "saturating" and "scalable" performance on the chip level One of the most important performance signatures



Basic Node Architecture

(c) NHR@FAU 2021

Conclusions about architecture

- Performance is a result of
 - How many instructions you require to implement an algorithm
 - How efficiently those instructions are executed on a processor
 - Runtime contribution of the triggered data transfers
- Modern computer architecture has a rich "topology"
- Node-level hardware parallelism takes many forms
 - Sockets/devices CPU: 1-4 or more
 - Cores moderate/large (CPU: 4-64)
 - SIMD moderate (CPU: 2-16)
 - Superscalarity (CPU: 2-6)
- Performance of programs is sensitive to architecture
 - "Performance portability" is a tough goal to achieve