



# "Simple" performance modeling: The Roofline Model

Loop-based performance modeling: Execution vs. data transfer


## Analytic white-box performance models

An analytic white-box performance model is a simplified mathematical description of the hardware and its interaction with software. It is able to predict the runtime/performance of code from "first principles."

## A simple performance model for loops

Simplistic view of the hardware:

Simplistic view of the software:



```
! may be multiple levels
do i = 1,<sufficient>
     <complicated stuff doing
     N flops causing
     V bytes of data transfer>
enddo
```

```
Computational intensity I = \frac{N}{V}

The intensity I = \frac{N}{V}

Unit: flop/byte
```

## Naïve Roofline Model

How fast can tasks be processed? *P* [flop/s]

#### The bottleneck is either


• The execution of work:  $P_{\text{peak}}$  [flop/s]

• The data path:  $I \cdot b_S$  [flop/byte x byte/s]

 $P = \min(P_{\text{peak}}, I \cdot b_S)$ 

This is the "Naïve Roofline Model"

- High intensity: P limited by execution
- Low intensity: P limited by data transfer
- "Knee" at  $P_{max} = I \cdot b_S$ : Best use of resources
- Roofline is an "optimistic" model (think "light speed")



## The Roofline Model in computing – Basics

#### Apply the naive Roofline model in practice

Machine parameter #1:

Peak performance:

 $P_{peak} \begin{bmatrix} \frac{F}{S} \end{bmatrix}$ 

Machine model

Machine parameter #2:

Memory bandwidth:

 $b_S\left[\frac{B}{s}\right]$ 

Application model

Code characteristic:

Computational intensity: I


 $\left[\frac{F}{B}\right]$ 

Machine properties:

$$P_{peak} = 4 \frac{GF}{S}$$

$$b_S = 10 \frac{\text{GB}}{\text{S}}$$

Application property: I



## Prerequisites for the Roofline Model

- Data transfer and core execution overlap perfectly!
  - Either the limit is core execution or it is data transfer

- Slowest limiting factor "wins"; all others are assumed to have no impact
  - If two bottlenecks are "close," no interaction is assumed
- Data access latency is ignored, i.e. perfect streaming mode
  - Achievable bandwidth is the limit
- Chip must be able to saturate the bandwidth bottleneck(s)
  - Always model the full chip






## Refined Roofline model: graphical representation

#### Multiple ceilings may apply

- Different bandwidths / data paths
  - → different inclined ceilings
- Different P<sub>max</sub>
   → different flat ceilings

In fact,  $P_{\text{max}}$  should always come from code analysis; generic ceilings are usually impossible to attain



## A refined Roofline Model

- 1.  $P_{\text{max}}$  = Applicable peak performance of a loop, assuming that data comes from the level 1 cache (this is not necessarily  $P_{\text{peak}}$ )
  - $\rightarrow$  e.g.,  $P_{\text{max}} = 176 \text{ GFlop/s}$
- 2.  $I = \text{Computational intensity ("work" per byte transferred) over the slowest data path utilized (code balance <math>B_{\rm C} = I^{-1}$ )
  - $\rightarrow$  e.g., I = 0.167 Flop/Byte  $\rightarrow B_C = 6$  Byte/Flop
- 3.  $b_S$  = Applicable (saturated) peak bandwidth of the slowest data path utilized

 $\rightarrow$  e.g.,  $b_S$  = 56 GByte/s (as measured with suitable benchmark)

[Byte/s]

Performance limit:

$$P = \min(P_{\text{max}}, I \cdot b_S) = \min\left(P_{\text{max}}, \frac{b_S}{B_C}\right)$$
[Byte/Flop]

R.W. Hockney and I.J. Curington:  $f_{1/2}$ : A parameter to characterize memory and communication bottlenecks. Parallel Computing 10, 277-286 (1989). DOI: 10.1016/0167-8191(89)90100-2


Flop" is not the only useful unit of work!

W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. Self-edition (2000)

S. Williams: <u>Auto-tuning Performance on Multicore Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)


#### Bandwidth-bound (simple case)

- 1. Accurate traffic calculation (write-allocate, strided access, ...)
- 2. Practical ≠ theoretical BW limits
- Saturation effects → consider full socket only




#### Core-bound (may be complex)

- Multiple bottlenecks: LD/ST, arithmetic, pipelines, SIMD, execution ports
- Limit is linear in # of cores



#### Shortcomings of the roofline model

- Saturation effects in multicore chips are not explained
  - Reason: "saturation assumption"
  - Cache line transfers and core execution do sometimes not overlap perfectly
  - It is not sufficient to measure single-core STREAM to make it work
  - Only increased "pressure" on the memory interface can saturate the bus
    - → need more cores!
- In-cache performance is not accurately predicted
- The ECM performance model gives more insight:



G. Hager, J. Treibig, J. Habich, and G. Wellein: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency and Computation: Practice and Experience (2013).


DOI: 10.1002/cpe.3180 Preprint: arXiv:1208.2908

Microarchitecture	Ivy Bridge EP	Broadwell EP	Cascade Lake SP	Ice Lake SP
Introduced	09/2013	03/2016	04/2019	06/2021
Cores	≤ 12	≤ 22	≤ 28	≤ 40
LD/ST throughput per cy:				
AVX(2), AVX512	1 LD + ½ ST	2 LD + 1 ST	2 LD + 1 ST	2 LD + 1 ST
SSE/scalar	2 LD    1 LD & 1 ST			
ADD throughput	1 / cy	1 / cy	2 / cy	2 / cy
MUL throughput	1 / cy	2 / cy	2 / cy	2 / cy
FMA throughput	N/A	2 / cy	2 / cy	2 / cy
L1-L2 data bus	32 B/cy	64 B/cy	64 B/cy	64 B/cy
L2-L3 data bus	32 B/cy	32 B/cy	16+16 B/cy	16+16 B/cy
L1/L2 per core	32 KiB / 256 KiB	32 KiB / 256 KiB	32 KiB / 1 MiB	48 KiB / 1.25 MiB
LLC	2.5 MiB/core inclusive	2.5 MiB/core inclusive	1.375 MiB/core exclusive/victim	1.5 MiB/core exclusive/victim
Memory	4ch DDR3	4ch DDR3	6ch DDR4	8ch DDR4
Memory BW (meas.)	~ 48 GB/s	~ 62 GB/s	~ 115 GB/s	~ 160 GB/s

https://software.intel.com/content/www/us/en/develop/download/i manual.html

## Estimating per-core $P_{\text{max}}$ on a given architecture

#### Haswell/Broadwell port scheduler model:



Intel Haswell/Broadwell

#### Example: $P_{\text{max}}$ of vector triad on Haswell/Broadwell

```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}</pre>
```

Assembly code (AVX2+FMA, no additional unrolling):

```
..B2.9:
  vmovupd  ymm2, [rdx+rax*8]  # LOAD
  vmovupd  ymm1, [r12+rax*8]  # LOAD
  vfmadd213pd ymm1, ymm2, [rbx+rax*8]  # LOAD+FMA
  vmovupd  [rdi+rax*8], ymm2  # STORE
  add  rax,4
  cmp  rax,r11
  jb  ..B2.9
# remainder loop omitted
```

Iterations are independent → throughput assumption justified!

Best-case execution time?

Roofline Model June 2022 13

#### Example: $P_{\text{max}}$ of vector triad on Haswell/Broadwell

```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}</pre>
```

Minimum number of cycles to process one AVX-vectorized iteration (equivalent to 4 scalar iterations) on one core?

→ Assuming full throughput:

```
Cycle 1: LOAD + LOAD + STORE

Cycle 2: LOAD + LOAD + FMA + FMA

Cycle 3: LOAD + LOAD + STORE

Answer: 1.5 cycles
```

Roofline Model June 2022 14

### Example: $P_{\text{max}}$ of vector triad on Haswell @ 2.3 GHz


```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i];
}</pre>
```

What is the performance in GFlops/s per core and the bandwidth in GBytes/s?

One AVX iteration (1.5 cycles) does  $4 \times 2 = 8$  flops:

$$2.3 \cdot 10^9 \text{ cy/s} \cdot \frac{8 \text{ flops}}{1.5 \text{ cy}} = 12.27 \frac{\text{Gflops}}{\text{s}}$$

$$12.27 \frac{\text{Gflops}}{\text{s}} \cdot 16 \frac{\text{bytes}}{\text{flop}} = 196 \frac{\text{Gbyte}}{\text{s}}$$



#### $P_{\text{max}}$ + bandwidth limitations: The vector triad

Vector triad A(:)=B(:)+C(:)\*D(:) on a 2.3 GHz 14-core Haswell chip

Consider full chip (14 cores):

Memory bandwidth:  $b_S = 50$  GB/s

Code balance (incl. write allocate):

 $B_c = (4+1) \text{ Words } / 2 \text{ Flops} = 20 \text{ B/F} \rightarrow / = 0.05 \text{ F/B}$ 

 $\rightarrow I \cdot b_S = 2.5$  GF/s (0.5% of peak performance)

 $P_{\text{peak}}$  / core = 36.8 Gflop/s ((8+8) Flops/cy x 2.3 GHz)

 $P_{\text{max}}$  / core = 12.27 Gflop/s (see prev. slide)

 $\rightarrow P_{\text{max}} = 14 * 12.27 \text{ Gflop/s} = 172 \text{ Gflop/s} (33\% \text{ peak})$ 

 $P = \min(P_{\text{max}}, I \cdot b_S) = \min(172, 2.5) \text{ GFlop/s} = 2.5 \text{ GFlop/s}$ 

#### Code balance: more examples

```
double a[], b[];
for(i=0; i<N; ++i) {
    a[i] = a[i] + b[i];}

double a[], b[];
for(i=0; i<N; ++i) {
    a[i] = a[i] + s * b[i];}</pre>
```

```
B_{\rm C} = 24 \, \text{B} / 1 \, \text{F} = 24 \, \, \text{B/F}
I = 0.042 \, \, \text{F/B}
```

```
B_{\rm C} = 24 \, \text{B} / 2 \, \text{F} = 12 \, \, \text{B/F}
I = 0.083 \, \, \text{F/B}
```

Scalar – can be kept in register

```
float s=0, a[];
for(i=0; i<N; ++i) {
    s = s + a[i] * a[i];}</pre>
```

$$B_{\rm C} = 4B / 2F = 2 B/F$$
  
 $I = 0.5 F/B$ 

Scalar – can be kept in register


```
float s=0, a[], b[];
for(i=0; i<N; ++i) {
    s = s + a[i] * b[i];}</pre>
```

$$B_{\rm C} = 8B / 2F = 4 B/F$$
  
 $I = 0.25 F/B$ 

Scalar – can be kept in register

#### Tracking code optimizations in the Roofline Model

- Hit the BW bottleneck by good serial code
   (e.g., Ninja C++ → Fortran)
- 2. Increase intensity to make better use of BW bottleneck (e.g., spatial loop blocking)
- 3. Increase intensity and go from memory bound to core bound (e.g., temporal blocking)
- 4. Hit the core bottleneck by good serial code (e.g., -fno-alias, SIMD intrinsics)





# Diagnostic / phenomenological Roofline modeling




# Diagnostic modeling


- What if we cannot predict the intensity/balance?
  - Code very complicated
  - Code not available
  - Parameters unknown
  - Doubts about correctness of analysis
- Measure data volume  $V_{meas}$  (and work  $N_{meas}$ )
  - Hardware performance counters
  - Tools: likwid-perfctr, PAPI, Intel Vtune,...



- Compare analytic model and measurement → validate model
- Can be applied (semi-)automatically
- Useful in performace monitoring of user jobs on clusters



## Roofline and performance monitoring of clusters





https://github.com/RRZE-HPC/likwid/wiki/Tutorial%3A-Empirical-Roofline-Model

Roofline Model June 2022 21