



# **Modern computer architecture**

#### An introduction for software developers



## Multi-core today: Intel Xeon Ice Lake (2021)

- Xeon "Ice Lake SP" (Platinum/Gold/Silver/Bronze): Up to 40 cores running at 2+ GHz (+ "Turbo Mode" 3.7 GHz),
- **Simultaneous Multithreading**  $\rightarrow$  reports as 80-way chip
- $\sim$  15 Billion Transistors /  $\sim$  10 nm / up to 270 W
- Die size: up to  $~600~$  mm<sup>2</sup>
- **EXECLOCK frequency:** flexible  $\odot$







# **A deeper dive into core architecture**





### Stored Program Computer



#### From high level code to actual execution



#### General-purpose cache based microprocessor core



- Implements "Stored Program Computer" concept (Turing 1936)
- Similar designs on all modern systems
- (Still) multiple potential bottlenecks

The clock cycle is the "heartbeat" of the core







## **In-core features**

#### Pipelining, Superscalarity, SIMD, SMT



#### Important in-core features



#### Fetch Instruction **4** from L1I Decede<sub>r</sub> Instruction **1** Execute Instruction **1** Fetch Instruction **2** Fetch Instruction **2** from L1I from L1I **Decode Line** Instruction **2 Instruction 5** Instruction **3 Execution 1** Instruction **2 From L1I** atah lihat **Fetch Instruction Instruction Instruction** atah lihat Fetch Instruction **3** from L1I Fetch Instruction **2** Fetch Instruction **1** Decede<sub>r</sub> **1**<br>Decode Execute Instruction **1** Execute from L1I Fetch Instruction **2** Instruction **2** Decode Instruction **3** Decode Decode Instruction **2** Execute from L1I Fetch Instruction **3** Fetch Instruction **9** from L1I Fetch Instruction **4** Fetch Instruction **13** Instruction **1** Instruction **1 Execute** Fetch Instruction **5 Decode** Instruction **3** Instruction **9 Execute** from L1I from L1I from L1I from L1I Instruction **5** Superscalarity: Multiple instructions per cycle

#### Single Instruction Multiple Data:

Multiple operations per instruction



#### Simultaneous Multi-Threading: Multiple instruction sequences in parallel



## Instruction level parallelism (ILP): pipelining, superscalarity

#### **Pipelining**

- Independent instructions (of one kind, e.g., ADD):
	-

I5 I4 I3 I2 I1

Single instruction takes 5 cycles (latency)



#### Throughput:

- 1 instruction per cycle after pipeline is full
- $\rightarrow$  5x speedup



- $\rightarrow$  Massive boost in instruction throughput
- $\rightarrow$  Instructions can be reordered on the fly

#### Superscalar out-of-order execution and steady state



Hardware takes care of executing instructions as soon as their operands are available: Out-Of-Order (OOO) execution

## Simultaneous multi-threading (SMT)



## SIMD processing

- Single Instruction Multiple Data (SIMD) operations allow the execution of the same operation on "wide" registers from a single instruction
- **x86 SIMD instruction sets:** 
	- SSE: register width = 128 Bit  $\rightarrow$  2 double precision floating point operands
	- AVX: register width = 256 Bit  $\rightarrow$  4 double precision floating point operands
	- AVX-512: … you guessed it!
- Adding two registers holding double precision floating point operands:



## Single-core DP floating-point performance



### Multi-core today: Turbo mode

The processor **dynamically** overclocks to exploit more of the **TDP**  envelope if fewer cores are active







# **Example: The sum reduction**



```
for (int i=0; i<N; i++){
    sum += a[i];
}
```
…In single precision on an AVXcapable core (ADD latency = 3 cy)

How fast can this loop possibly run with data in the L1 cache?

- **Loop-carried dependency on summation variable**
- Execution stalls at every ADD until previous ADD is complete

 $\rightarrow$ No pipelining?  $\rightarrow$ No SIMD?

### Applicable peak for the sum reduction (I)



 $\rightarrow$  1/24 of ADD peak

## Applicable peak for the sum reduction (II)

Scalar code, 3-way "modulo variable expansion"  $LOAD$   $r1.0 \leftarrow 0$  $LOAD$   $r2.0 \leftarrow 0$  $LOAD$   $r3.0 \leftarrow 0$  $i \leftarrow 1$ **loop:**  LOAD  $r4.0 \leftarrow a(i)$ LOAD  $r5.0 \leftarrow a(i+1)$ LOAD  $r6.0 \leftarrow a(i+2)$ **ADD r1.0 r1.0 + r4.0 # scalar ADD ADD r2.0 r2.0 + r5.0 # scalar ADD ADD r3.0 r3.0 + r6.0 # scalar ADD**  $i+=3 \rightarrow ?$  loop  $result \leftarrow r1.0 + r2.0 + r3.0$ 

**for (int i=0; i<N; i+=3){ s1 += a[i+0]; s2 += a[i+1]; s3 += a[i+2]; } sum = sum + s1+s2+s3;**



 $\rightarrow$  1/8 of ADD peak

## Applicable peak for the sum reduction (III)

```
SIMD vectorization (8-way MVE) x 
      pipelining (3-way MVE)
```

```
LOAD [r1.0,...,r1.7] \leftarrow [0,...,0]LOAD [r2.0,...,r2.7] \leftarrow [0,...,0]LOAD [r3.0,...,r3.7] \leftarrow [0,...,0]i \leftarrow 1
```

```
for (int i=0; i<N; i+=24){
 s10 += a[i+0]; s20 += a[i+8]; s30 += a[i+16];
 s11 += a[i+1]; s21 += a[i+9]; s31 += a[i+17];
 s12 += a[i+2]; s22 += a[i+10]; s32 += a[i+18];
 s13 += a[i+3]; s23 += a[i+11]; s33 += a[i+19];
 s14 += a[i+4]; s24 += a[i+12]; s34 += a[i+20];
 s15 += a[i+5]; s25 += a[i+13]; s35 += a[i+21];
 s16 += a[i+6]; s26 += a[i+14]; s36 += a[i+22];
 s17 += a[i+7]; s27 += a[i+15]; s37 += a[i+23];
}
```

```
sum = sum + s10+s11+…+s37;
```




# Sum reduction

#### **Questions**

- When can this performance actually be achieved?
	- No data transfer bottlenecks
	- No other in-core bottlenecks
		- Need to execute (3 LOADs + 3 ADDs + 1 increment + 1 compare + 1 branch) in 3 cycles
- What does the compiler do?
	- **If allowed and capable, the compiler will do this automatically**
- Is the compiler allowed to do this at all?
	- Not according to language standards
	- High optimization levels can violate language standards
- What about the "accuracy" of the result?
	- Good question ;-)





# **Memory Hierarchy**

#### In-cache performance (L2, L3) Main memory performance



### Von Neumann bottleneck reloaded: "DRAM gap"

DP peak performance and peak main memory bandwidth for a single Intel processor (chip)



Basic Node Architecture 22 (c) NHR@FAU 2022

You can either build a small and fast memory or a large and slow memory



#### Purpose of many optimizations: use data in fast memory

## Data transfers in a memory hierarchy

Caches help with getting instructions and data to the CPU "fast" How does data travel from memory to the CPU and back?

- **Remember: Caches are organized in cache lines (e.g., 64 bytes)**
- Only complete cache lines are transferred between memory hierarchy levels (except registers)
- Registers can only "talk" to the L1 cache
- MISS: Load or store instruction does not find the data in acache level
	- $\rightarrow$  CL transfer required



Example: Array copy **A(:)=C(:)**

## Avoiding the write-allocate transfer

#### Disadvantages of write-allocate:

- Cache pollution (if data not needed anytime soon)
- Additional data traffic

#### **Solution 1**: Nontemporal stores

- A.k.a. "streaming stores," store instruction with a "nontemporal" hint"
- Write "directly" to memory, ignoring the normal cache hierarchy
- **Avoids cache pollution,** but stored data ends up in memory



**Solution 2**: Cache line claim

- Special instructions (e.g., on POWER, A64FX) or automatic in hardware (Arm, Intel Ice Lake)
- Core claims CL in some level when guranteed to be overwritten completely
- Allows stored data to remain in cache  $\rightarrow$  does not reduce cache pollution





## Getting the data from far away







# **Multicore Chips**

Memory bandwidth scaling Node topology and performance



### Node topology of HPC systems



Basic Node Architecture 29 (c) NHR@FAU 2022

#### Putting the cores & caches together *AMD Epyc 7742 64-Core Processor («Rome»)*

- Core features:
	- Two-way SMT
	- Two 256-bit SIMD FMA units (AVX2)  $\rightarrow$  16 flops/cycle
	- 32 KiB L1 data cache per core
	- 512 KiB L2 cache per core
- 64 cores per socket hierarchically built up from
	- 16 CCX with 4 cores and 16 MiB of L3 cache
	- 2 CCX form 1 CCD (silicon die)
	- 8 CCDs connected to IO device "Infinity Fabric" (memory controller & PCIe)
- 8 channels of DDR4-3200 per IO device
	- $\blacksquare$  MemBW: 8 ch x 8 byte x 3.2 GHz = 204.8 GB/s
- ccNUMA feature (boot time option):
	- Nodes Per Socket (NPS)=1, 2 or 4
	- $\blacksquare$  NPS=4  $\rightarrow$  4 ccNUMA domains



### Scalable and saturating behavior

 $\overline{2}$ 

3

4

Clearly distinguish between "**saturating**" and "**scalable**" performance on the chip level One of the most important performance signatures



5

Cores

6

7

8



### Parallelism in a modern compute node

Parallel and shared resources within a shared-memory node



#### **Parallel resources:**

- **Execution/SIMD units**
- Cores **2**
- **Inner cache levels 3**
- Sockets / ccNUMA domains
- **Multiple accelerators**

#### **Shared resources:**

- Outer cache level per socket **6**
- **Memory bus per socket**
- **B** Intersocket link 8
- PCIe bus(es) **9**
- **Other I/O resources**

#### **How does your application react to all of those details?**

**4**





# **Interlude: A glance at accelerator technology**

NVIDIA "Ampere" A100 vs. AMD Zen2 "Rome"



### Nvidia A100 "Ampere" SXM4 specs

#### **Architecture**

- 54.2 B Transistors
- ~ 1.4 GHz clock speed
- $\sim$  108 "SM" units
	- 64 SP "cores" each (FMA)
	- 32 DP "cores" each (FMA)
	- 4 "Tensor Cores" each
	- 2:1 SP:DP performance
- 9.7 TFlop/s DP peak (FP64)
- 40 MiB L2 Cache
- 40 GB (5120-bit) HBM2
- MemBW ~ 1555 GB/s (theoretical)
- $M$  MemBW  $\sim$  1400 GB/s (measured)



© Nvidia



#### Trading single thread performance for parallelism: *GPGPUs vs. CPUs*



Basic Node Architecture 35





# **Node topology and programming models**



### Parallel programming models: Pure MPI



## Parallel programming models: Pure threading



### Conclusions about architecture

- **Performance is a result of** 
	- How **many instructions** you require to implement an algorithm
	- How **efficiently** those instructions are **executed** on a processor
	- Runtime contribution of the triggered **data transfers**
- Modern computer architecture has a rich "topology"
- **Node-level hardware parallelism takes many forms** 
	- Sockets/devices CPU: 1-4 or more, GPGPU: 1-8
	- Cores moderate (CPU: 20-128, GPGPU: 10-100)
	- SIMD moderate (CPU: 2-16) to massive (GPGPU: 10's-100's)
	- Superscalarity (CPU: 2-6)
- **Performance of programs is sensitive to architecture** 
	- Topology/affinity influences overheads of popular programming models
	- Standards do not contain (many) topology-aware features
		- Things are starting to improve slowly (MPI 3.0, OpenMP 4.0)
	- Apart from overheads, performance features are largely independent of the programming model