



A Beginner's Introduction to Node-Level Computer Architecture and Performance

Dr. Georg Hager Erlangen National High Performance Computing Center (NHR@FAU)

go-nhr.de/NLCA23

Agenda

- Basic CPU/GPU and node architecture
 - Core: Pipelines, SIMD, out-of-order processing, SMT
 - Cache hierarchy
 - Memory interface
 - Basic performance phenomenology and bottlenecks
- Hardware-software interaction
 - The naive Roofline model
 - Examples: sum reduction, stencils
- Common-sense code analysis
 - Using hardware performance counters
 - Characterizing code with hardware counters






Friedrich-Alexander-Universität Erlangen-Nürnberg

Modern computer architecture

An introduction for software developers




Node topology of HPC systems



Node-level Computer Architecture | Georg Hager

Multi-core today: Intel Xeon Ice Lake (2021)

- Xeon "Ice Lake SP" (Platinum/Gold/Silver/Bronze): Up to 40 cores running at 2+ GHz (+ "Turbo Mode" 3.7 GHz),
- Simultaneous Multithreading \rightarrow reports as 80-way chip
- ~15 Billion Transistors / ~10 nm / up to 270 W
- flexible ©



Node-level Computer Architecture | Georg Hager







Friedrich-Alexander-Universität Erlangen-Nürnberg

In-core features

Pipelining, Superscalarity, SIMD, SMT




General-purpose CPU microprocessor core





- Implements "Stored Program Computer" concept (Turing 1936)
- Similar designs on all modern systems
- (Still) multiple potential bottlenecks

The clock cycle is the "heartbeat" of the core




Important in-core features







Single Instruction Multiple Data:

Multiple operations per instruction



Simultaneous Multi-Threading: Multiple instruction sequences in parallel





Throughput:


1 instruction per cycle after pipeline is full

 \rightarrow Speedup by factor 5

throughput

- → Instructions can be reordered on the fly
- \rightarrow Dependencies are obeyed

Superscalar out-of-order execution and steady state



Hardware takes care of executing instructions as soon as their operands are available: Out-Of-Order (OOO) execution





Friedrich-Alexander-Universität Erlangen-Nürnberg


Quiz time: OoO Execution

https://moodle.nhr.fau.de/mod/h5pactivity/view.php?id=2360

Node-level Computer Architecture | Georg Hager

SIMD processing


- Single Instruction Multiple Data (SIMD) operations allow the execution of the same operation on "wide" registers from a single instruction
- x86 SIMD instruction sets:
 - SSE: register width = 128 Bit \rightarrow 2 double precision floating point operands
 - AVX: register width = 256 Bit \rightarrow 4 double precision floating point operands
 - AVX-512: ... you guessed it!
- Adding two registers holding double precision floating point operands:



SIMD terminology

A word on terminology

- SIMD == "one instruction → several operations"
- "SIMD width" == number of operands that fit into a register
- No statement about parallelism among those operations
- Original vector computers: long registers, pipelined execution, but no parallelism (within the instruction)



Today

- x86: most SIMD instructions fully parallel
 - "Short Vector SIMD"
 - Some exceptions on some architectures (e.g., vdivpd)
- NEC Tsubasa: 32-way parallelism but SIMD width = 256 (DP)


Scalar execution units

```
for (int j=0; j<size; j++) {
        A[j] = B[j] + C[j];
}</pre>
```

Register width

1 operand

Scalar execution



Data-parallel execution units (short vector SIMD)

```
for (int j=0; j<size; j++) {
        A[j] = B[j] + C[j];
}</pre>
```

Register width

1 operand



2 operands (SSE)




4 operands (AVX)



8 operands (AVX512)


SIMD execution



Best code requires vectorized

LOADs, STOREs, and arithmetic!

Simultaneous multi-threading (SMT)








Friedrich-Alexander-Universität Erlangen-Nürnberg

Memory Hierarchy and Affinity




You can either build a small and fast memory or a large and slow memory.




Purpose of many optimizations is to load data from fast memory

Getting data from far away



Parallelism and bottlenecks in a modern compute node



Parallel and shared resources within a shared-memory node

Parallel resources:

- Execution/SIMD units 1
- Cores
- Inner cache levels 3
- Sockets / ccNUMA domains
- Multiple accelerators 5

Shared resources:


- Outer cache level per socket 6
- Memory bus per socket 7
- Intersocket link 8
- PCIe bus(es) 9
- Other I/O resources 10

How does your application react to all of those details?

4

Scalable and saturating behavior

Clearly distinguish between "saturating" and "scalable" performance on the chip level One of the most important performance signatures




6

7

8

5

Memory bandwidth saturation (read-only)




Core features:

- Two-way SMT
- Two 256-bit SIMD FMA units (AVX2) \rightarrow 16 flops/cycle (actually 24 because 2 ADDs can be done alongside)
- 32 KiB L1 data cache per core
- 512 KiB L2 cache per core
- 64 cores per socket hierarchically built up from
 - 16 CCX with 4 cores and 16 MiB of L3 cache
 - 2 CCX form 1 CCD (silicon die)
 - 8 CCDs connected to IO device "Infinity Fabric" (memory controller & PCIe)

likwid-topology Istopo (hwloc) Cpuinfo (Intel)

- 8 channels of DDR4-3200 per IO device
 - MemBW: 8 ch x 8 byte x 3.2 GHz = 204.8 GB/s
- ccNUMA-feature (Boot time option):
 - Node Per Socket (NPS)=1, 2 or 4
 - NPS=4 \rightarrow 4 ccNUMA domains




ccNUMA – cache-coherent Non-Uniform Memory Architecture


ccNUMA:

- Whole memory is transparently accessible by all cores
- but physically distributed across multiple locality domains (LDs)
- with varying bandwidth and latency
- and potential contention (shared memory paths)
- How do we make sure that memory access is always as "local" and "distributed" as possible?

Note: Page placement is implemented in units of OS pages (often 4 KiB, possibly more)




Simplest case: explicit initialization



```
integer,parameter :: N=1000000
double precision A(N), B(N)
!$OMP parallel
!$OMP do schedule(static)
do i = 1, N
 A(i) = 0.d0
end do
!$OMP end do
. . .
!$OMP do schedule(static)
do i = 1, N
 B(i) = function (A(i))
end do
!$OMP end do
!$OMP end parallel
```


DAXPY test on A64FX

Anarchy vs. thread pinning





- Eliminating performance variation
- Making use of architectural features
- Avoiding resource contention



Means of enforcing thread or process affinity

OpenMP

- Compiler-specific facilities
- OpenMP standard (OMP_PROC_BIND, OMP_PLACES)
- Ikwid-pin from the LIKWID tool suite (<u>https://github.com/RRZE-HPC/likwid</u>)

MPI

- Implementation-specific facilities
- SLURM resource manager options to srun
- likwid-mpirun
- Hybrid MPI+OpenMP
 - likwid-mpirun
 - SLURM (but inferior since individual threads are not pinned)
 - Hoping for the best and that MPI and OpenMP implementations work together





Friedrich-Alexander-Universität Erlangen-Nürnberg

GPGPU accelerators

NVIDIA "Ampere" A100 vs. AMD Zen2 "Rome"




Nvidia A100 "Ampere" SXM4 specs

Architecture

- 54.2 B Transistors
- ~ 1.4 GHz clock speed
- ~ 108 "SM" units
 - 64 SP "cores" each (FMA)
 - 32 DP "cores" each (FMA)
 - 4 "Tensor Cores" each
 - 2:1 SP:DP performance
- 9.7 TFlop/s DP peak (FP64)
- 40 MiB L2 Cache
- 40 GB (5120-bit) HBM2
- MemBW ~ 1555 GB/s (theoretical)
- MemBW ~ 1400 GB/s (measured)



© Nvidia



Trading single thread performance for parallelism: *GPGPUs vs. CPUs*

GPU vs. CPU light speed estimate (per processor chip)	Control Cache	ALU ALU	ALU ALU	
MemBW $\sim 7 - 10x$ Peak $\sim 4 - 8x$	DRAM CPU			DRAM GPU
	2 x AMD EPYC	7742 "R	ome"	NVidia Tesla A100 "Ampere"
Cores@Clock	2 x 64 @ 2.25 GHz			108 SMs @ ~1.4 GHz
FP32 Performance/core	72 GFlop/s			~179 GFlop/s
Threads@STREAM	~16			~ 100000
FP32 peak	9.2 TFlop/s			~19.5 TFlop/s
Stream BW (meas.)	2 x 180 GB/s			1400 GB/s
Transistors / TDP	~2x40 Billion / 2x225 W			54 Billion/400 W





Friedrich-Alexander-Universität Erlangen-Nürnberg

Quiz time





Friedrich-Alexander-Universität Erlangen-Nürnberg

"Simple" predictive performance modeling: The Roofline Model


Loop-based performance modeling: Execution vs. data transfer

R.W. Hockney and I.J. Curington: $f_{1/2}$: A parameter to characterize memory and communication bottlenecks. Parallel Computing 10, 277-286 (1989). DOI: 10.1016/0167-8191(89)90100-2

W. Schönauer: <u>Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers</u>. Self-edition (2000)

S. Williams: <u>Auto-tuning Performance on Multicore Computers</u>. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)

A simple performance model for loops



Other metrics for work are possible


Naïve Roofline Model

How fast can tasks be processed at most? P [flop/s]

The bottleneck is either

- The execution of work:
- The data path:


 P_{peak} [flop/s] $I \cdot b_S$ [flop/byte x byte/s]



Roofline: application model and machine model

Apply the naive Roofline model in practice

- Machine parameter #1:
- Machine parameter #2:
- Code characteristic:




Roofline for architecture and code comparison

With Roofline, we can

- Compare capabilities of different machines
- Compare performance expectations for different loops

- Roofline always provides upper bound but is it realistic?
 - Simple case: Loop kernel has loop-carried dependecncies → cannot achieve peak → flat ceiling may be code specific (P_{peak} → P_{max})
 - Other bandwidth bottlenecks may apply → there may be other sloped ceilings








Friedrich-Alexander-Universität Erlangen-Nürnberg

Example: The sum reduction

A not-so-simple loop



```
for (int i=0; i<N; ++i) {
    sum += a[i];
}</pre>
```


...in single precision on an AVXcapable core (ADD latency = 3 cy)

How fast can this loop possibly run with data in the L1 cache?

- Loop-carried dependency on summation variable
- Execution stalls at every ADD until previous ADD is complete

→No pipelining?→No SIMD?


Applicable peak for the sum reduction (I)



Applicable peak for the sum reduction (II)

Scalar code, 3-way "modulo variable expansion" (MVE) LOAD r1.0 \leftarrow 0 LOAD $r2.0 \leftarrow 0$ LOAD r3.0 \leftarrow 0 i ← 1 loop: LOAD r4.0 \leftarrow a(i) LOAD r5.0 \leftarrow a(i+1) LOAD r6.0 \leftarrow a(i+2) ADD $r1.0 \leftarrow r1.0 + r4.0 \# scalar ADD$ ADD $r2.0 \leftarrow r2.0 + r5.0 \# scalar ADD$ ADD $r3.0 \leftarrow r3.0 + r6.0 \# scalar ADD$ i+=3 **→**? loop result \leftarrow r1.0+r2.0+r3.0

for (int i=0; i<N; i+=3) {
 s1 += a[i+0];
 s2 += a[i+1];
 s3 += a[i+2];
}
sum = sum + s1+s2+s3;</pre>



 \rightarrow 1/8 of ADD peak

Applicable peak for the sum reduction (III)

```
SIMD vectorization (8-way MVE) x pipelining (3-way MVE)
```

```
LOAD [r1.0,...,r1.7] \leftarrow [0,...,0]
LOAD [r2.0,...,r2.7] \leftarrow [0,...,0]
LOAD [r3.0,...,r3.7] \leftarrow [0,...,0]
i \leftarrow 1
```

loop:

```
for (int i=0; i<N; i+=24) {
   s10 += a[i+0]; s20 += a[i+8]; s30 += a[i+16];
   s11 += a[i+1]; s21 += a[i+9]; s31 += a[i+17];
   s12 += a[i+2]; s22 += a[i+10]; s32 += a[i+18];
   s13 += a[i+3]; s23 += a[i+11]; s33 += a[i+19];
   s14 += a[i+4]; s24 += a[i+12]; s34 += a[i+20];
   s15 += a[i+5]; s25 += a[i+13]; s35 += a[i+21];
   s16 += a[i+6]; s26 += a[i+14]; s36 += a[i+22];
   s17 += a[i+7]; s27 += a[i+15]; s37 += a[i+23];
}</pre>
```


```
sum = sum + s10+s11+...+s37;
```

	s10	s20	s30	
	s11	s21	s31	
<u> </u>	s12	s22	s32	
peak	s13	s23	s33	
ADD	s14	s24	s34	
1	s15	s25	s35	
	s16	s26	s36	
	s17	s27	s37	

LOAD $[r4.0,,r4.7] \leftarrow [a(i),,a(i+7)]$	# SIMD LOAD
LOAD $[r5.0,,r5.7] \leftarrow [a(i+8),,a(i+15)]$	# SIMD
LOAD [r6.0,,r6.7] < [a(i+16),,a(i+23)]	# SIMD
ADD r1 \leftarrow r1 + r4 # SIMD ADD	
ADD r2 \leftarrow r2 + r5 # SIMD ADD	
ADD r3 🗲 r3 + r6 # SIMD ADD	
i+=24 →? loop	
result 🗲 r1.0+r1.1++r3.6+r3.7	

Putting it together

Example: for (int i=0; i<N; ++i) sum += a[i]; in single precision on an 8-core 2.2 GHz Sandy Bridge socket @ "large" N







Friedrich-Alexander-Universität Erlangen-Nürnberg


Diagnostic / phenomenological Roofline modeling



Diagnostic modeling


- What if we cannot predict the intensity/balance?
 - Code very complicated
 - Code not available
 - Parameters unknown
 - Doubts about correctness of analysis
- Measure data volume V_{meas} (and work N_{meas})
 - Hardware performance counters
 - Tools: likwid-perfctr, PAPI, Intel Vtune,...
- Insights + benefits
 - Compare analytic model and measurement \rightarrow validate model
 - Can be applied (semi-)automatically
 - Useful in performance monitoring of user jobs on clusters





Roofline and performance monitoring of clusters

Two cluster jobs...



Which of them is "good" and which is "bad"?



Roofline conclusion

- Roofline = simple first-principle model for upper performance limit of datastreaming loops
 - Machine model (P_{max}, b_S) + application model (I)
 - Conditions apply, extensions exist
- Two modes of operation
 - Predictive: Calculate *I*, calculate upper limit, validate model, optimize, iterate
 - Diagnostic: Measure I and P, compare with roof
- Challenge of predictive modeling: Getting P_{max} and I right





Friedrich-Alexander-Universität Erlangen-Nürnberg

Performance analysis with hardware metrics

likwid-perfctr



Probing performance behavior

- How do we find out about the performance properties and requirements of a parallel code?
 Profiling via advanced tools is often overkill
- A coarse overview is often sufficient: likwid-perfctr
- Simple measurement of hardware performance metrics
- Preconfigured and extensible metric groups, list with likwid-perfctr -a: BRANCH: Branch pred
- Operating modes:
 - Wrapper
 - Stethoscope
 - Timeline
 - Marker API

BRANCH: Branch prediction miss rate/ratio CLOCK: Clock frequency of cores DATA: Load to store ratio FLOPS_DP: Double Precision MFlops/s FLOPS_SP: Single Precision MFlops/s L2: L2 cache bandwidth in MBytes/s L2CACHE: L2 cache miss rate/ratio L3: L3 cache bandwidth in MBytes/s L3CACHE: L3 cache miss rate/ratio MEM: Main memory bandwidth in MBytes/s ENERGY: Power and energy consumption

Best practices for Performance profiling

Focus on resource utilization and instruction mix! Metrics to measure:

- Operation throughput (Flops/s)
- Overall instruction throughput (CPI or IPC)
- Instruction breakdown:
 - FP instructions
 - loads and stores
 - branch instructions
 - other instructions
- Instruction breakdown to SIMD width (scalar, SSE, AVX, AVX512 for X86). (only arithmetic instruction on most architectures)

All above metrics can be acquired using these performance groups: MEM DP, MEM SP, BRANCH, DATA, L2, L3

- Data volumes and bandwidths to
 - main memory (GB and GB/s)
 - cache levels (GB and GB/s)

Useful diagnostic metrics are:

- Clock frequency (GHz)
- Power (W)

likwid-perfctr wrapper mode

\$ likwid-perfctr -g L2 -C S1:0-3 ./a.out

CPU name: Intel(R) Xeon(R)	CPU E5-2695 v3	@ 2.30GHz []]			
< PROGRAM OUTPUT >>>>	Alwa			red metrics		
Group 1: L2	Intel C		(this group)			
Event Counter	Core 14	Core 15	Core 16	Core 17		
INSTR_RETIRED_ANY FIXC0	1298031144	1965945005	•	•		
CPU_CLK_UNHALTED_CORE FIXCT	2353698512	2894134935 2534405765	2894645261 2535218217	•		
LID_REPLACEMENT PMC0	212900444	200544877	200389272	200387671		
L2_TRANS_L1D_WB PMC1 ICACHE_MISSES PMC2	112464863 21265	99931184 26233	99982371 12646	99976697 12363		
<pre>+++++++</pre>		+		+		
Metric	Core 14	Core 15	Core 16	Core 17		
Runtime (RDTSC) [s]	1.1314	1.1314	1.1314	1.1314		
Runtime unhalted [s] Clock [MHz]	1.0234 2631.6699	1.2583 2626.4367	1.2586 2626.0579	1.2587 2626.0468		
CPI	1.8133	1.4721	1.5611	1.5544		
<pre> L2D load bandwidth [MBytes/s] L2D load data volume [GBytes]</pre>			11335.0428 12.8249	11334.9523 12.8248		
L2D evict bandwidth [MBytes/s]	6361.5883	5652.6192	5655.5146	5655.1937		
<pre> L2D evict data volume [GBytes] L2 bandwidth [MBytes/s]</pre>	7.1978 18405.5299	6.3956 16997.9477	6.3989 16991.2728	6.3985 16990.8453		
L2 data volume [GBytes]	20.8247	19.2321	19.2246	19.2241		

likwid-perfctr stethoscope mode


likwid-perfctr counts events on hardware threads it has no notion of what kind of code is running (if any)

This allows you to "listen" to what is currently happening, without any overhead:

- \$ likwid-perfctr -c N:0-11 -g FLOPS_DP -S 10s
- It can be used as cluster/server monitoring tool
- A frequent use is to measure a certain part of a long running parallel application from outside

Roofline and performance monitoring of clusters

Using Roofline for monitoring "live" jobs on a cluster Based on measured BW and Flop/s data via likwid-perfctr



likwid-perfctr with Marker API

- The MarkerAPI can restrict measurements to code regions
- The API only reads counters.
 The configuration of the counters is still done by likwid-perfctr

```
#include <likwid-marker.h>
LIKWID_MARKER_INIT; // must be called from serial region
. . .
LIKWID_MARKER_START("Compute"); // call markers for each thread
. . .
LIKWID_MARKER_STOP("Compute");
. . .
LIKWID_MARKER_START("Postprocess");
. . .
LIKWID_MARKER_STOP("Postprocess");
. . .
LIKWID_MARKER_CLOSE; // must be called from serial region
```

Available for C and Fortran (contributed f ür Julia and Python)

Node-level Computer Architecture | Georg Hager

Summary of hardware performance monitoring

- Useful only if you know what you are looking for
 - PM bears potential of acquiring massive amounts of data for nothing!
- Resource-based metrics are most useful
 - Cache lines transferred, work executed, loads/stores, cycles
 - Instructions, CPI, cache misses may be misleading
- Caveat: Processor work != user work
 - Waiting time in libraries (OpenMP, MPI) may cause lots of instructions
 - \rightarrow distorted application characteristic
- Another very useful application of PM: validating performance models!
 - Roofline is data centric \rightarrow measure data volume through memory hierarchy





Friedrich-Alexander-Universität Erlangen-Nürnberg

Example: Simple stencil algorithms




Stencil schemes


- Stencil schemes frequently occur in PDE solvers on regular lattice structures
- Basically it is a sparse matrix vector multiply (spMVM) embedded in an iterative scheme (outer loop)
- ... but the regular access structure allows for matrix-free coding

```
do iter = 1, max_iterations
  Perform sweep over regular grid: y(:) ← x(:)
  Swap y ←→ x
enddo
```

- Complexity of implementation and performance depends on
 - stencil operator, e.g. Jacobi-type, Gauss-Seidel-type, …
 - discretization, e.g. 7-pt or 27-pt in 3D,...




Jacobi-type 5-pt stencil sweep in 2D



Appropriate performance metric: "Lattice site updates per second" [LUP/s] (here: Multiply by 4 FLOP/LUP to get FLOP/s rate)


Jacobi 5-pt stencil 2D: data transfer analysis



- x(:,:):3RD+
- y(:, :) :1 WR+1 RD


 \rightarrow B_c = 5 Words / LUP = 40 B / LUP (assuming double precision)

Jacobi 5-pt stencil 2D: Single-core performance



Analyzing the data flow


Worst case: Cache not large enough to hold 3 layers (rows) of grid (assume "Least Recently Used" replacement strategy)



Analyzing the data flow

Worst case: Cache not large enough to hold 3 layers (rows) of grid (assume "Least Recently Used" replacement strategy)

		miss				
	hit		miss			
		miss				




Analyzing the data flow


Reduce inner (j-) loop dimension successively

	miss								
hit	111133	mico							
		miss							
	miss								
						י <mark>ו</mark> ל : 0) א	max1+	1,0:k	max+1
	miss								
hit		miss							
	miss								
	miss								
hit		hit							
	hit								
		missImiss </td <td>hitmisshitmissII</td> <td>hitmisshitmissmiss-I-II</td> <td>hitmissInitmissInit</td> <td>hitmissinitianmissinitian<</td> <td>hitmissmissmissmissII<</td> <td>hitmissmissmissmissII<</td> <td>hit miss miss</td>	hitmisshitmissII	hitmisshitmissmiss-I-II	hitmissInitmissInit	hitmissinitianmissinitian<	hitmissmissmissmissII<	hitmissmissmissmissII<	hit miss miss

Best case: 3 "layers" of grid fit into the cache!




Analyzing the data flow: Layer condition



Layer condition:

- Does not depend on outer loop length (kmax)
- No strict guideline (cache associativity, data traffic for y not included)
- Needs to be adapted for other stencils (e.g., long-range stencils)

Analyzing the data flow: Layer condition



Enforcing a layer condition (2D 5-pt)


- How can we enforce a layer condition for all domain sizes ?
- Idea: Spatial blocking
 - Reuse elements of x () as long as they stay in cache
 - Sweep can be executed in any order, e.g. compute blocks in j-direction

```
"Spatial Blocking" of j-loop:
```

Determine for given CacheSize an appropriate jblock value:


jblock < CacheSize / 48B</pre>

Establish the layer condition by blocking




Node-level Computer Architecture | Georg Hager

Establish the layer condition by blocking




Node-level Computer Architecture | Georg Hager

Establish layer condition by spatial blocking




Validating the model: Memory code balance




OpenMP parallelization of the blocked 2D stencil


Straightforward OpenMP work sharing:



■ Caveat: LC must be fulfilled per thread → shared cache causes smaller blocks!



OpenMP parallelization and blocking for a shared cache



- We have made sense of the memory-bound performance vs. problem size
 - "Layer conditions" lead to predictions of code balance
 - "What part of the data comes from where" is a crucial question
 - The model works only if the bandwidth is "saturated"
 - In-cache modeling is more involved
- Avoiding slow data paths == re-establishing the most favorable layer condition
 - Improved code showed the predicted speedup
 - Optimal blocking factor can be estimated
- Manual analysis of stencil codes can be tedious
 - Online Layer Condition Calculator: <u>http://tiny.cc/LayerConditions</u>

- J. Hammer, G. Hager, J. Eitzinger, and G. Wellein: Automatic Loop Kernel Analysis and Performance Modeling With Kerncraft. Proc. <u>PMBS15</u>, the 6th International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems, in conjunction with ACM/IEEE Supercomputing 2015 (<u>SC15</u>), November 16, 2015, Austin, TX. <u>DOI: 10.1145/2832087.2832092</u>, Preprint: <u>arXiv:1509.03778</u>
- H. Stengel, J. Treibig, G. Hager, and G. Wellein: Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model. Proc. <u>ICS15</u>, <u>DOI: 10.1145/2751205.2751240</u>, Preprint: <u>arXiv:1410.5010</u>
- M. Wittmann, G. Hager, T. Zeiser, J. Treibig, and G. Wellein: Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations. Concurrency and Computation: Practice and Experience (2015). <u>DOI:10.1002/cpe.3489</u> Preprint: <u>arXiv:1304.7664</u>
- J. Treibig, G. Wellein and G. Hager: Efficient multicore-aware parallelization strategies for iterative stencil computations. Journal of Computational Science 2 (2), 130-137 (2011). DOI 10.1016/j.jocs.2011.01.010
- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
- G. Wellein, G. Hager, T. Zeiser, M. Wittmann and H. Fehske: Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. Proc. COMPSAC 2009. DOI: 10.1109/COMPSAC.2009.82





Friedrich-Alexander-Universität Erlangen-Nürnberg

Quiz time

Tutorial conclusion

- Know your system (node) architecture
- Enforce affinity
- Back-of-the-envelope models are extremely useful
- Modeling is not always predictive
- Bottleneck awareness rules
- Performance is not about tools. Use your brain!





Friedrich-Alexander-Universität Erlangen-Nürnberg

BACKUP





Friedrich-Alexander-Universität Erlangen-Nürnberg

SIMD


The Basics





SIMD processing – Basics

Steps (done by the compiler) for "SIMD processing"



SIMD processing: Roadblocks

No SIMD vectorization for loops with data dependencies:

```
for(int i=1; i<n; i++)
        A[i] = A[i-1] * s;</pre>
```

"Pointer aliasing" may prevent vectorization

```
void f(double *A, double *B, double *C, int n) {
    for(int i=0; i<n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```

C/C++ allows: A=&C[-1] and $B=\&C[-2] \rightarrow C[i]=C[i-1]+C[i-2]$ \rightarrow data dependency \rightarrow no SIMD

If pointer aliasing does not occur in code, tell the compiler:

 -fno-alias (Intel), -Msafeptr (PGI), -fargument-noalias (gcc)
 restrict keyword (C only!):
 void f(double *restrict A, double *restrict B, double *restrict C, int n) {...}

Options:

- The compiler does it for you (but: aliasing, alignment, language, abstractions)
- Compiler directives (pragmas) OpenMP 4.0++ has ample support
- Alternative programming models for compute kernels (OpenCL, ispc)
- Intrinsics (restricted to C/C++)
- Implement directly in assembly

Example: x86 SIMD (SSE) intrinsics

```
#include <x86intrin.h>
...
for (int j=0; j<size; j+=16) {
   t0 = _mm_loadu_ps(data+j);
   t1 = _mm_loadu_ps(data+j+4);
   t2 = _mm_loadu_ps(data+j+8);
   t3 = _mm_loadu_ps(data+j+12);
   sum0 = _mm_add_ps(sum0, t0);
   sum1 = _mm_add_ps(sum1, t1);
   sum2 = _mm_add_ps(sum2, t2);
   sum3 = _mm_add_ps(sum3, t3);</pre>
```

Vectorization compiler options (Intel)

- The compiler will vectorize starting with –O2
- To enable specific SIMD extensions use the -x option: -xSSE2, -xSSE3, -xSSE3, -xSSE4.1, -xSSE4.2, -xAVX, ...
- -xAVX on Sandy/Ivy Bridge processors
- -xCORE-AVX2 on Haswell/Broadwell
- -xCORE-AVX512 on Skylake (certain models) and Icelake

Recommended option:

- -xHost will optimize for the architecture you compile on
- To really enable 512-bit SIMD with current Intel compilers you need to set -qopt-zmm-usage=high (not available for new icx)

User-mandated vectorization (OpenMP 4)

- Since OpenMP 4.0 SIMD features are a part of the OpenMP standard
- #pragma omp simd enforces vectorization
- Essentially a standardized "go ahead, no dependencies here!"
 Do not lie to the compiler!
- Prerequisites
 - Countable loop


```
for (int j=0; j<n; j++) {
    #pragma omp simd reduction(+:b[j:1])
    for (int i=0; i<n; i++) {
        b[j] += a[j][i];
    }
}</pre>
```

- Innermost loop
- Must conform to for-loop style of OpenMP worksharing constructs
- There are additional clauses: reduction, vectorlength, private, collapse, ...

Limits of the SIMD benefit

Why does SIMD usually not give the expected speedup? → Analyze time contributions for data and execution

for(int i=0; i<size; i++)
 sum += data[i];</pre>



Rules and guidelines for vectorizable loops

1. Inner loop

- 2. Countable (loop length can be determined at loop entry)
- 3. Single entry and single exit
- 4. Straight line code (no conditionals) unless masks can be used
- 5. No function calls (exceptions: SIMD declared functions, intrinsic math)

Better performance with:

- 1. Simple inner loops with unit stride (contiguous data access)
- 2. Minimize indirect addressing
- 3. Align data structures to SIMD width boundary (minor impact)

In C use the restrict keyword and/or const qualifiers and/or compiler options to rule out array/pointer aliasing

SIMD conclusions

- Short-vector SIMD = data-parallel execution on the instruction level
- Best option: make the compiler employ SIMD instructions
- SIMD is an in-core feature
 - Boosts work per cycle in core (peak performance)
 - The further away the data, the less benefit
 - If the code is memory bound, you may not even care