

Case Study: Dense Matrix-Vector Multiplication

Dense matrix-vector multiplication in DP

dMVM scaling w/ OpenMP

- Vectorization strategy: 4-way inner loop unrolling
- One register holds tmp in each of its 4 entries ("broadcast")

```
do c = 1,NC
```
tmp=x(c) d **o** $r = 1, NR, 4$! R is multiple of 4 $y(r) = y(r) + A(r,c) * tmp$ $y(r+1) = y(r+1) + A(r+1,c)$ tmp $y(r+2) = y(r+2) + A(r+2,c)$ tmp $y(r+3) = y(r+3) + A(r+3,c)$ tmp

enddo

enddo

- Loop kernel requires/consumes 3 AVX registers
- Extra 3-way unrolling required to overcome ADD pipeline stalls

Intel Xeon E5 2695 v3 (Haswell-EP), 2.3 GHz, CoD mode, Core $P_{max}=18.4$ GF/s, Caches: 32 KB / 256 KB / 35 MB, PageSize: 2 MB; ifort V15.0.1.133; $b_s = 32$ Gbyte/s

DMVM data traffic analysis

do c = 1 , NC tmp=x(c) do r = 1 , NR $y(r)=y(r) + A(r,c)$ ^{*} tmp **enddo enddo**

tmp stays in a register during inner loop

A(:,:) is loaded from memory – no data reuse

y(:) is loaded and stored in each outer iteration \rightarrow for c>1 update \mathbf{y} (:) in cache

 \mathbf{y} (:) may not fit in innermost cache \rightarrow more traffic from lower level caches for larger **NR**

A(r,c)

Code balance can be defined for any data path:

$$
B_c^i = \frac{V_i}{W}
$$

 V_i = data volume over data path i $W =$ amount of work done with the data

 In principle, the Roofline model can be expressed for those multiple bottlenecks:

$$
P = \min\left(P_{\text{max}}, \min_{i} \left[\frac{b_{S}^{i}}{B_{c}^{i}}\right]\right)
$$

- However, the perfect overlap condition is invalid for the single-core cache hierarchy
	- But code balance is still useful for *qualitative* analysis...

Registers

DMVM (DP) – Single core data traffic analysis

Reducing traffic by blocking

do c = 1 , NC tmp=x(c) do r = 1 , NR $y(r)=y(r) + A(r,c)$ ^{*} tmp **enddo enddo**

y(:) may not fit into some cache \rightarrow more traffic for lower level


```
do rb = 1, NR, R_{b}rbS = rb
rbE = min((rb+R_b-1), NR)do c = 1 , NC 
  do r = rbS , rbE
      y(r)=y(r) + A(r,c)*x(c)enddo
enddo
enddo
```
y(rbS:rbE) may fit into some cache if R_b is small enough \rightarrow traffic reduction

Reducing traffic by blocking

LHS only updated once in some cache level if blocking is applied

- Price: RHS is loaded multiple times instead of once!
	- How often? \rightarrow N_R / R_b times
	- RHS traffic: N_C x N_R / R_b
	- **LHS traffic:** $2 \times N_R$
	- $M_R \times N_C$

Overall: $N_R \times \left(\frac{C}{R_R}\right)$ $\frac{C}{R_b}$ + 2 + N_R) $\approx N_R^2$ if N_R , $R_b \gg 1$ and $N_C = N_R$

Without blocking: $N_R \times \left(\frac{N_C}{N_R}\right)$ $\frac{N_C}{N_R}$ + 2 N_C + N_R) $\approx 3N_R^2$ if N_R , $R_b \gg 1$ and $N_C = N_R$

DMVM (DP) – Reducing traffic by inner loop blocking

 "1D blocking" for inner loop Blocking factor $R_b \leftrightarrow$ cache level $10^5 \rightarrow$ Fully reuse subset of $\mathbf{y}(\mathbf{rbs:rbE})$ **do rb = 1**, NR, $R_{\rm b}$ **rbS = rb** $rbE = min((rb+R_b-1), NR)$ **do c = 1 , NC do r = rbS , rbE** $y(r)=y(r) + A(r,c)*x(c)$ **enddo enddo enddo**

from L1/L2 cache


```
!$omp parallel do reduction(+:y)
do c = 1 , NC 
  do r = 1 , NR
     y(r) = y(r) + A(r, c) * x(c)enddo ; enddo
!$omp end parallel do
                           plain code
```

```
!$omp parallel do private(rbS,rbE) 
do rb = 1 , NR , R_brbS = rb
 rbE = min((rb + R_b - 1), NR)do c = 1 , NC 
   do r = rbS , rbE
      y(r) = y(r) + A(r, c) * x(c)enddo ; enddo ; enddo
!$omp end parallel do
```
blocked code

DMVM (DP) – OpenMP parallelization & saturation

Conclusions from the dMVM example

- We have found the reasons for the breakdown of single-core performance with growing number of matrix rows
	- LHS vector fitting in different levels of the cache hierarchy
	- Validated theory by performance counter measurements
- Inner loop blocking was employed to improve code balance in L3 and/or L2
	- Validated by performance counter measurements
- Blocking led to better single-threaded performance

- Saturated performance unchanged (as predicted by Roofline)
	- Because the problem is still small enough to fit the LHS at least into the L3 cache