

Case study:

Tall & Skinny Matrix-Transpose Times

Tall & Skinny Matrix (TSMTTSM)

Multiplication



TSMTTSM Multiplication

- Block of vectors → Tall & Skinny Matrix (e.g. $10^7 \times 10^1$ dense matrix)
- Row-major storage format (see SpMVM)
- Block vector subspace orthogonalization procedure requires, e.g., computation of scalar product between vectors of two blocks
- → TSMTTSM Multiplication

$$M \left\{ \begin{array}{c} N \\ \vdots \\ N \end{array} \right\} = \alpha \left[\begin{array}{c} K \\ \vdots \\ K \end{array} \right] * \left[\begin{array}{c} \text{yellow block} \\ \vdots \\ \text{yellow block} \end{array} \right] + \beta C$$
$$C = \alpha A^T * B + \beta C$$

Assume: $\alpha = 1$; $\beta = 0$

TSMTTSM Multiplication

General rule for dense matrix-matrix multiply: Use vendor-optimized GEMM, (e.g., Intel MKL¹):

$$C_{mn} = \sum_{k=1}^K A_{mk} B_{kn}, \quad m = 1..M, n = 1..N$$

System	P _{peak} [GF/s]	b _S [GB/s]	Size	Perf.	Efficiency
Intel Xeon E5 2660 v2 10c@2.2 GHz	176 GF/s	52 GB/s	SQ	160 GF/s	91%
			TS	16.6 GF/s	6%
Intel Xeon E5 2697 v3 14c@2.6GHz	582 GF/s	65 GB/s	SQ	550 GF/s	95%
			TS	22.8 GF/s	4%

Matrix sizes:

Square (SQ): M=N=K=15,000

Tall&Skinny (TS): M=N=16 ; K=10,000,000

$$C_{mn} = \sum_{k=1}^K A_{mk} B_{kn}, \quad m = 1..M, n = 1..N$$

double

complex double


TS@MKL:
Good or bad?

¹Intel Math Kernel Library (MKL) 11.3

TSMTTSM Roofline model

Computational intensity

$$I = \frac{\text{#flops}}{\text{\#bytes (slowest data path)}}$$



Optimistic model (minimum data transfer) assuming $M = N \ll K$ and double precision:

$$I_d \approx \frac{2KMN}{8(KM + KN)} \frac{F}{B} = \frac{M}{8} \frac{F}{B}$$

complex double:

$$I_z \approx \frac{8KMN}{16(KM + KN)} \frac{F}{B} = \frac{M}{4} \frac{F}{B}$$

TSMTTSM Roofline performance prediction

Now choose $M = N = 16 \rightarrow I_d \approx \frac{16}{8} \frac{\text{F}}{\text{B}}$ and $I_z \approx \frac{16}{4} \frac{\text{F}}{\text{B}}$, i.e. $B_d \approx 0.5 \frac{\text{B}}{\text{F}}$, $B_z \approx 0.25 \frac{\text{B}}{\text{F}}$

Intel Xeon E5 2660 v2 ($b_S = 52 \frac{\text{GB}}{\text{s}}$) $\rightarrow P = 104 \frac{\text{GF}}{\text{s}}$ (double)

Measured (MKL): $16.6 \frac{\text{GF}}{\text{s}}$

Intel Xeon E5 2697 v3 ($b_S = 65 \frac{\text{GB}}{\text{s}}$) $\rightarrow P = 240 \frac{\text{GF}}{\text{s}}$ (double complex)

Measured (MKL): $22.8 \frac{\text{GF}}{\text{s}}$

\rightarrow Potential speedup: 6–10x vs. MKL

Can we implement a better TSMTTSM kernel than Intel?

```
1 #pragma omp parallel | Thread-local copy of small (results) matrix
2 {
3     double c_tmp[n*m] = {0.}; | Long Loop (k): Parallel
4
5 #pragma omp for |
6     for (int row = 0; row < k-1; row+=2) { |
7         for (int bcol = 0; bcol < n; bcol++) { |
8 #pragma simd |
9             for (int acol = 0; acol < m; acol++) {
10                 c_tmp[bcol*m+acol] +=
11                     a[(row+0)*m + acol] * b[(row+0)*n + bcol] +
12                     a[(row+1)*m + acol] * b[(row+1)*n + bcol];
13             }
14         }
15     }
16
17 #pragma omp critical |
18     for (int bcol = 0; bcol < n; bcol++) { |
19 #pragma simd |
20         for (int acol = 0; acol < m; acol++) {
21             c[bcol*m+acol] += c_tmp[bcol*m+acol];
22         }
23     }
24 }
```

The diagram illustrates various compiler directives and optimization techniques used in the code:



- Thread-local copy of small (results) matrix**: Points to the declaration of `c_tmp`.
- Long Loop (k): Parallel**: Points to the outermost loop structure.
- Outer Loop Unrolling**: Points to the loop unrolling of the outermost loop.
- Compiler directives**: Points to the `#pragma` directives: `parallel`, `for`, `simd`, `critical`.
- Most operations in cache**: Points to the memory access pattern within the inner loops.
- Reduction on small result matrix**: Points to the reduction operation at the end of the outermost loop.

Not shown: Inner Loop boundaries (n,m) known at compile time (kernel generation), k assumed to be even

TSMTTSM MKL vs. “hand crafted” (OPT)

TS: M=N=16 ; K=10,000,000

System	$P_{\text{peak}} / \text{b}_s$	Version	Performance	RLM Efficiency
Intel Xeon E5 2660 v2 10c@2.2 GHz	176 GF/s 52 GB/s	TS OPT	98 GF/s	94 %
		TS MKL	16.6 GF/s	16 %
Intel Xeon E5 2697 v3 14c@2.6GHz	582 GF/s 65 GB/s	TS OPT	159 GF/s	66 %
		TS MKL	22.8 GF/s	9.5 %



TSMTTSM conclusion

- Typical example of model-guided optimization
- “Invisible” P_{\max} ceiling with Intel MKL (probably wrong loop parallelized)
- Hand-coded implementation ran much closer to limit
- **Caveat:**
This is to exemplify the method; current MKL versions might have improved!