



Hybrid Programming in HPC – MPI+X

Claudia Blaas-Schenner¹⁾

Georg Hager²⁾ georg.hager@fau.de

Rolf Rabenseifner³⁾

http://tinv.cc/MPIX-HLRS

rabenseifner@hlrs.de

¹⁾ VSC Research Center, TU Wien, Vienna, Austria (hands-on labs)
 ²⁾ Erlangen National High Performance Computing Center (NHR@FAU), FAU, Germany
 ³⁾ High Performance Computing Center (HLRS), University of Stuttgart, Germany

ON-SITE & ONLINE COURSE @ HLRS Stuttgart, Jan 21-23, 2025

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Warmup survey

- For quizzes and surveys,
 - Keep a browser tab open on <u>https://menti.com</u>

Links is also in Moodle

- To join the quizzes and surveys, enter the number given in the menti.com screen share on the top of the screen
- Alternatively, click on the link in the Zoom chat
- Have fun ;-)

General outline

Introduction (4)

Programming Models and Optimizations (14)

- MPI + OpenMP on multi/many-core (15) + Exercises
- MPI + Accelerators (110)
- MPI + MPI-3 shared memory (156) + Exercise (184)
- Optimized node-to-node communication (216)

Conclusions (Summary (275), Acknowledgements (281), Conclusions (282)

Appendix (283) (Abstract (284), Authors (285), Solutions (288)

Introduction

Hardware and programming models Hardware Bottlenecks Questions addressed in this tutorial Remarks on Cost-Benefit Calculation

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Introduction

Hardware and programming models



- MPI + threading
 - OpenMP
 - Cilk(+)
 - TBB (Threading Building Blocks)
- MPI + MPI shared memory
- MPI + accelerator
 - OpenMP offloading
 - OpenACC
 - CUDA
 - OpenCL, Kokkos, SYCL,...
- Pure MPI communication
 - Optimized node-to-node communication

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Introduction \rightarrow Hardware and programming models

Options for running code on multicore clusters



- Which programming model is fastest?
 - MPI everywhere?

Fully hybrid



 Something between? (Mixed model)

. . .

MPI & OpenMP?



Often hybrid programming
 slower than pure MPI
 Examples, Reasons,

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Introduction \rightarrow Hardware and programming models

More Options with accelerators



Hierarchical hardware

Many levels

Hierarchical parallel programming

- Many options for MPI+X: one MPI process per
 - node
 - CPU
 - ccNUMA domain
 - [...]
 - core
 - hyper-thread



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X \rightarrow Introduction \rightarrow Hardware and programming models

Dual-CPU ccNUMA + accelerator node architecture

Modern compute node with **separate memories** for CPUs and GPUs



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Introduction \rightarrow Hardware and programming models

Future accelerated node architecture with AMD MI300A APUs

with common shared memory for CPUs and GPUs



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X \rightarrow Introduction \rightarrow Hardware and programming models

Hardware bottlenecks

- Multicore cluster
 - Computation
 - Memory bandwidth
 - Intra-CPU communication (i.e., core-to-core)
 - Intra-node communication (i.e., CPU-to-CPU)
 - Inter-node communication
- Cluster with CPU+Accelerators
 - Within the accelerator
 - Computation
 - Memory bandwidth
 - Core-to-Core communication
 - Within the CPU and between the CPUs
 - See above
 - Link between CPU and accelerator







10/280

Example: Hardware bottlenecks in SpMV

- Sparse matrix-vector-multiply with stored matrix entries
 - Bottleneck: memory bandwidth of each CPU
- SpMV with calculated matrix entries (many complex operations per entry)
 - Bottleneck: computational performance of each core
- SpMV with highly scattered matrix entries
 - Bottleneck: Inter-node communication





Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Introduction \rightarrow Hardware bottlenecks

Questions addressed in this tutorial

- What is the performance impact of system topology?
- How do I map my programming model on the system to my advantage?
 - How do I do the split into MPI+X?
 - Where do my processes/threads run? How do I take control?
 - Where is my data?
 - How can I minimize communication overhead?
- How does hybrid programming help with typical HPC problems?
 - Can it reduce communication overhead?
 - Can it reduce replicated data?
- How can I leverage multiple accelerators?
 - What are typical challenges?

Remarks on Cost-Benefit Calculation

Costs – for optimization effort

- e.g., additional OpenMP parallelization
- e.g., 3 person month x 5,000 € = -15,000 € (full costs)

Benefit – from reduced CPU utilization

- e.g., Example 1: **100,000 € hardware costs** of the cluster x 20% used by this application over whole lifetime of the cluster
 - x 7% performance win through the optimization
 - = +1,400 € → total loss = 13,600 €
- e.g., Example 2: 10 Mio € system x 5% used x 8% performance win
 = +40,000 € → total win = 25,000 €

Question: Do you want to spend work hours without a final benefit?

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Introduction \rightarrow Remarks on Cost-Benefit Calculation



Programming models and optimizations

- MPI + OpenMP on multi/many-core + Exercise
- MPI + Accelerators
- MPI + MPI-3.0 shared memory + Exercise
- Optimized node-to-node communication + Exercise

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models

Programming models – MPI + OpenMP

General considerations	slide <u>16</u>
How to compile, link, and run	<u>21</u>
Hands-on: Hello hybrid!	<u>30</u>
System topology, ccNUMA, and memory bandwidth	<u>32</u>
Memory placement on ccNUMA systems	<u>44</u>
Topology and affinity on multicore	<u>53</u>
Hands-on: Pinning	<u>68</u>
Case study: Simple 2D stencil smoother	<u>69</u>
Case study: The Multi-Zone NAS Parallel Benchmarks (skipped)	<u>78</u>
Hands-on: Masteronly hybrid Jacobi	<u>85</u>
Overlapping communication and computation	<u>88</u>
Communication overlap with OpenMP taskloops	<u>95</u>
Hands-on: Taskloop-based hybrid Jacobi	<u>105</u>
Main advantages, disadvantages, conclusions	<u>106</u>

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + OpenMP

Programming models - MPI + OpenMP

General considerations

 > General considerations
 How to compile, link, and run Hands-on: Hello hybrid!
 System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
 Topology and affinity on multicore Hands-on: Pinning
 Case study: Simple 2D stencil smoother Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
 Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
 Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow General considerations

Potential advantages of MPI+OpenMP

Simple level

- Leverage additional levels of parallelism
 - Scaling to higher number of cores
 - Adding OpenMP with incremental additional parallelization

Enable flexible load balancing on OpenMP level

- Fewer MPI processes leave room for assigning workload more evenly
- MPI processes with higher workload could employ more threads
- Cheap OpenMP load balancing (tasking, dynamic/guided loops)

Lower communication overhead (possibly)

- Few "fat" MPI processes vs many "skinny" processes
- Fewer messages and smaller amount of data communicated
- Lower memory requirements due to fewer MPI processes
 - Reduced amount of application halos & replicated data
 - Reduced size of MPI internal buffer space

Advanced level

Explicit communication/computation overlap

MPI + any threading model

Special MPI init for multi-threaded MPI processes is required:



 \rightarrow if (thread level provided < thread level required) MPI Abort(...);

¹⁾ Main thread = thread that called MPI_Init_thread. Recommendation: Start MPI_Init_thread from OpenMP master thread → OpenMP master = MPI main thread af

recommended directly after MPI Init thread

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + OpenMP → General considerations

Hybrid MPI+OpenMP masteronly style

```
for (iterations) {
    #pragma omp parallel
        numerical code
    /*end omp parallel */
    /* on master only */
        MPI_Isend();
        MPI_Irecv();
        MPI_Waitall();
} /* end for loop */
```

masteronly style: MPI only outside of parallel regions

Advantages

- Simplest possible hybrid model
- Thread-parallel execution and MPI communication strictly separate
- Minimally required MPI thread support level:
 MPI_THREAD_FUNNELED

Major Problems

- All other threads are sleeping while master thread communicates!
- Only one thread per process communicating

 possible underutilization of network bandwidth

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow General considerations

Masteronly style within large parallel region

```
for(iterations) {
  #pragma omp for
  for(i=0; ...) {
   // ... numerics
  } // barrier here
  #pragma omp single
    MPI Isend();
    MPI Irecv();
    MPI Waitall();
  } // Barrier here
} /* end iter loop */
```

#pragma omp parallel

- MPI calls within omp single
 → MPI_THREAD_SERIALIZED is required
- Barrier before MPI required
 - May be implicit
 - Prevent race conditions on communication buffer data
 - Between multi-threaded numerics
 - and MPI access by master thread
 - Enforce flush of variables
- Barrier after MPI required
 - May be implicit
 - Numerical loop(s) may need communicated data

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow General considerations

Programming models - MPI + OpenMP

How to compile, link, and run

General considerations

- > How to compile, link, and run
 - Hands-on: Hello hybrid!
 - System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
 - Topology and affinity on multicore Hands-on: Pinning
 - Case study: Simple 2D stencil smoother

Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi

- Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
- Main advantages, disadvantages, conclusions

How to compile, link and run

- Use appropriate OpenMP compiler switch (-openmp, -fopenmp, -mp, -qsmp=openmp, ...) and MPI compiler script (if available)
- Link with MPI library
 - Usually wrapped in MPI compiler script
 - If required, specify to link against thread-safe MPI library
 - Often automatic when OpenMP or auto-parallelization is switched on
- Running the code
 - Highly non-portable consult system docs (if available...)
 - Figure out how to start fewer MPI processes than cores per node
 - Pinning (who is running where?) is extremely important \rightarrow see later

Compiling from a single source

Make use of pre-defined symbols

```
#ifdef OPENMP # OPENMP defined with -qopenmp
      // all that is special for OpenMP
#endif
#ifdef USE MPI # USE MPI defined with -DUSE MPI
      // all that is special for MPI
#endif
#ifdef USE MPI
      MPI Init(...);
      MPI Comm rank(..., &rank);
      MPI Comm size(..., &size);
            # recommended for non-MPI
#else
       rank = 0;
       size = 1;
#endif
```

Compiling from a single source

Handling compilers

- mpiicc -DUSE MPI -qopenmp Intel MPI + Intel C . . . icc -qopenmp . . .
- Intel MPI + Intel Fortran

mpiifort	-fpp	-DUSE_MPI	-qopenmp	•••
ifort	-fpp		-qopenmp	•••

 OpenMPI + gcc 	mpicc gcc	-DUSE	_MPI	-fopenmp -fopenmp	· · · · · · ·	
 OpenMPI + gfortran 		-	cpp -	-DUSE_MPI	-fopenmp -fopenmp	•••

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow How to compile, link, and run

Examples for compilation and execution

- Cray XC40 (2 NUMA domains w/ 12 cores each), one process (12 threads) per socket
 - ftn -h omp ...

```
• OMP_NUM_THREADS=12 aprun -n 4 -N 2 \
        -d $OMP_NUM_THREADS ./a.out
```

- Intel Ice Lake (36-core 2-socket) cluster, Intel MPI/OpenMP, one process (36 threads) per socket
 - mpiifort -qopenmp ...

```
mpirun -ppn 2 -np 4 \
    -env OMP_NUM_THREADS 36
    -env I_MPI_PIN_DOMAIN socket \
    -env KMP_AFFINITY scatter ./a.out
```

Examples for compilation and execution

- Intel Ice Lake (36-core 2-socket) cluster, Intel MPI/OpenMP + likwid-mpirun, one process (36 threads) per socket
 - mpiifort -qopenmp ...
 - likwid-mpirun -np 4 -pin S0:0-35_S1:0-35 ./a.out
- Intel Skylake (24-core 2-socket) cluster, GCC + OpenMPI 4.1, one process (24 threads) per socket
 - mpif90 -fopenmp ...
 - OMP_NUM_THREADS=24 OMP_PLACES=cores OMP_PROC_BIND=close \ mpirun --map-by ppr:1:socket:PE=24 ./a.out
 - Dito, two processes per socket (12 threads each)
 OMP_NUM_THREADS=12 OMP_PLACES=cores OMP_PROC_BIND=close \
 mpirun --map-by ppr:2:socket:PE=12 ./a.out

Learn about node topology

- A collection of tools is available
 - numactl --hardware (numatools)
 - stopo --no-io (part of hwloc)
 - cpuinfo -A (part of Intel MPI)
 - likwid-topology (part of LIKWID tool suite <u>http://tiny.cc/LIKWID</u>)



Learning about node topology



Learning about node topology

`	• • • * * *				<i>'</i>	**	***	***	***	* * 1	****	***	* * *	***	* * *	***	***	***	***	***	* * *	***	***	***	* * *	**	****	***	**:	*			
	rap ***				-		21		***	* * 1	****	***	* * 1	***	* * *	***	***	***	***	* * * *	* * *	· * *	***	***	* * *	***	* * * *	***	**:	*			
	ock																																4
	 + + +	8 3 2 	24 2kB 56k	1 3 2B	 + + + +	 + + 	9 32 25 	25 kB 6kE	 + + 3 +	 +- +- +-	10 32 25	26 	 -+ -+ 	: + + +	11 32 25 	27 kB 6kB 	 -+ -+ 	 + + +	12 32 25 	28 	 -+ -+ 	 +- +- 	13 32 25	29 kB 6kB	 -+ -+ -+	 +- +- +-	14 3 32k 256	0 B kB 	 + - + - 	1 + + +	5 31 32kB 256k	. + 3 + :B	- - - - - -
 	 +-																20)MB														ا 4	

Programming models - MPI + OpenMP

Hands-On #1

Hello hybrid!

- General considerations
- How to compile, link, and run
- > Hands-on: Hello hybrid!
- System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
- Topology and affinity on multicore Hands-on: Pinning
- Case study: Simple 2D stencil smoother
 - Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
- Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
- Main advantages, disadvantages, conclusions

he-hy - Hello Hybrid! - compiling, starting

- 1. FIRST THINGS FIRST PART 1: find out about a (new) cluster login node
- 2. FIRST THINGS FIRST PART 2: find out about a (new) cluster batch jobs
- 3. MPI+OpenMP: :**TODO**: how to compile and start an application how to do conditional compilation
- 4. MPI+OpenMP: : **TODO**: get to know the hardware needed for pinning

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), <u>Claudia Blaas-Schenner (VSC, TU Wien)</u> Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow How to compile, link, and run \rightarrow Hands-on #1 http://tiny.cc/MPIX-HLRS

Programming models - MPI + OpenMP

System topology, ccNUMA, and memory bandwidth

- General considerations
- How to compile, link, and run Hands-on: Hello hybrid!
- > System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
 - Topology and affinity on multicore Hands-on: Pinning
- Case study: Simple 2D stencil smoother
 - Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
- Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
- Main advantages, disadvantages, conclusions

What is "topology"?

Where in the machine does core (or hardware thread) #n reside?



Why is this important?

- Resource sharing (cache, data paths)
- Communication efficiency (shared vs. separate caches, buffer locality)
- Memory access locality (ccNUMA!)

Latency	\leftarrow typical \rightarrow	Bandwidth
1–2 ns	L1 cache	200 GB/s
3–10 ns	L2/L3 cache	50 GB/s
100 ns	memory	20 GB/s (1 core)

VSC-3



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance


Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), <u>Claudia Blaas-Schenner</u> (VSC, <u>TU Wien</u>) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance

Ping-Pong Benchmark – Latency

Intra-node vs. inter-node on VSC-3

- nodes = 2 sockets (Intel Ivy Bridge) with 8 cores + 2 HCAs
- inter-node = IB fabric = dual rail Intel QDR-80 = 3-level fat-tree (BF: 2:1 / 4:1)

```
myID = get_process_ID()
if(myID.eq.0) then
   targetID = 1
   S = get_walltime()
   call Send_message(buffer,N,targetID)
   call Receive_message(buffer,N,targetID)
   E = get_walltime()
   GBYTES = 2*N/(E-S)/1.d9 ! Gbyte/s rate
   TIME = (E-S)/2*1.d6 ! transfer time
else
   targetID = 0
   call Receive_message(buffer,N,targetID)
   call Send_message(buffer,N,targetID)
endif
```



Latency	MPI_	Send()	For comparison:					
[µs]			typical latencies					
	OpenMPI	Intel MPI	L1 cache	1–2 ns				
intra-socket	0.3 µs	0.3 µs	L2/L3 c.	3–10 ns				
inter-socket	0.6 µs	0.7 µs	memory	100 ns				
IB -1- edge	1.2 µs	1.4 µs						
IB -2- leaf	1.6 µs	1.8 µs	HPC networks	1–10 µs				
IB -3- spine	2.1 µs	2.3 µs						

→ Avoiding slow data paths is the key to most performance optimizations!

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), <u>Claudia Blaas-Schenner (VSC, TU Wien)</u> Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance
Ping-Pong 1-on-1 Benchmark – Effective Bandwidth



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → MPI + OpenMP → System topology and performance

Multiple communicating rings

Benchmark halo_irecv_send_multiplelinks_toggle.c

- Varying message size,
- number of communication cores per CPU, and
- four communication schemes (example with 5 communicating cores per CPU)

See HLRS online courses http://www.hlrs.de/training/self-study-materials → Practical → MPI.tar.gz → subdirectory MPI/course/C/1sided/



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance

Duplex accumulated ring bandwidth per node



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)



39/280

Duplex ring bandwidth per core



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance

sume cumulated - scaling vs. asymptotic behavior



Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance

OpenMP barrier synchronization cost

Comparison of barrier synchronization cost with increasing number of threads

- 2x Haswell 14-core (CoD mode)
- Optimistic measurements (repeated 1000s of times)
- No impact from previous activity in cache
- → Barrier sync time highly dependent on system topology & OpenMP runtime implementation



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance

Accumulated bandwidth saturation vs. # cores



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance

Programming models - MPI + OpenMP

Memory placement on ccNUMA systems

General considerations
How to compile, link, and run Hands-on: Hello hybrid!
System topology, ccNUMA, and memory bandwidth
Memory placement on ccNUMA systems
Topology and affinity on multicore Hands-on: Pinning
Case study: Simple 2D stencil smoother Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance \rightarrow ccNUMA

A short introduction to ccNUMA

- ccNUMA:
 - whole memory is transparently accessible by all processors
 - but physically distributed
 - with varying bandwidth and latency
 - and potential contention (shared memory paths)
 - Memory placement occurs with OS page granularity (often 4 KiB)



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance \rightarrow ccNUMA

How much bandwidth does non-local access cost?

 Example: AMD "Naples" 2-socket system (8 chips, 2 sockets, 48 cores): STREAM Triad bandwidth measurements [Gbyte/s]



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and performance

Метогу

Avoiding locality problems

- How can we make sure that memory ends up where it is close to the CPU that uses it?
 - See next slides (first-touch initialization)
- How can we make sure that it stays that way throughout program execution?
 - See later in the tutorial (pinning)

Taking control is the key strategy!

Solving Memory Locality Problems: First Touch

Golden Rule" of ccNUMA:

A memory page gets mapped into the local memory of the processor that first touches it!

Important

- Consequences
 - Process/thread-core affinity is decisive!
 - With OpenMP, data initialization code becomes important even if it takes little time to execute ("parallel first touch")
 - Parallel first touch is automatic for pure MPI
 - If thread team does not span across NUMA domains, memory mapping is not a problem

Automatic page migration may help if memory is used long enough

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance \rightarrow ccNUMA

Solving Memory Locality Problems: First Touch

"Golden Rule" of ccNUMA:

A memory page gets mapped into the local memory of the processor that first touches it!

- Except if there is not enough local memory available
- Some OSs allow to influence placement in more direct ways
 - → libnuma (Linux)
- Caveat: "touch" means "write," not "allocate" or "read"

• Example:

```
double *huge = (double*)malloc(N*sizeof(double));
// memory not mapped yet
for(i=0; i<N; i++) // or i+=PAGE_SIZE
    huge[i] = 0.0; // mapping takes place here!</pre>
```

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance \rightarrow ccNUMA

Most simple case: explicit initialization

integer,parameter :: N=10000000
double precision A(N), B(N)

```
A = 0.00
!$OMP parallel do
do i = 1, N
  B(i) = function (A(i))
end do
!$OMP end parallel do
```

```
integer, parameter :: N=1000000
double precision A(N), B(N)
!$OMP parallel
!$OMP do schedule(static)
do i = 1, N
 A(i)=0.d0
end do
!$OMP end do
. . .
!$OMP do schedule(static)
do i = 1, N
 B(i) = function (A(i))
end do
!$OMP end do
!$OMP end parallel
```

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow System topology and performance \rightarrow ccNUMA

Handling ccNUMA in practice

- Solution A
 - One (or more) MPI process(es) per ccNUMA domain
 - Pro: optimal page placement (perfectly local memory access) for free
 - Con: higher number (>1) of MPI processes on each node
- Solution B
 - One MPI process per node or one MPI process spans multiple ccNUMA domains
 - Pro: Smaller number of MPI processes compared to Solution A
 - Cons:
 - Explicitly parallel initialization needed to "bind" the data to each ccNUMA domain
 - \rightarrow otherwise loss of performance
 - Dynamic/guided schedule or tasking \rightarrow loss of performance
- Thread binding is mandatory for A and B! Never trust the defaults!

Conclusions from the observed topology effects

- Know your hardware characteristics:
 - Hardware topology (use tools such as likwid-topology)
 - Typical hardware bottlenecks
 - These are independent of the programming model!
 - Hardware bandwidths, latencies, peak performance numbers
- Know your software characteristics
 - Typical numbers for communication latencies, bandwidths
 - Typical OpenMP overheads
- Learn how to take control
 - See next chapter on affinity control
- Leveraging topology effects is a part of code optimization!

Programming models - MPI + OpenMP

Topology and affinity on multicore

- General considerations
- How to compile, link, and run Hands-on: Hello hybrid!
- System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
- > Topology and affinity on multicore Hands-on: Pinning
 - Case study: Simple 2D stencil smoother
 - Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
 - Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
 - Main advantages, disadvantages, conclusions

Thread/Process Affinity ("Pinning")

- Highly OS-dependent system calls
 - But available on all OSs
 - Non-portable
- Support for user-defined pinning for OpenMP threads in all compilers
 - Compiler specific
 - Standardized in OpenMP (places)
 - Generic Linux: taskset, numactl, likwid-pin
- Affinity awareness in all MPI libraries
 - Not defined by the MPI standard (as of 4.0)
 - Necessarily non-portable feature of the startup mechanism (mpirun, ...)
- Affinity awareness in batch scheduler
 - Batch scheduler must work with MPI + OpenMP affinity
 - Difficult, non-portable, every combination is different

Anarchy vs. affinity with OpenMP STREAM



- Eliminating performance variation
- Making use of architectural features
- Avoiding resource contention

50

"Compact" pinning

(fill first CMG first)

40

30

20

cores

10

200

100



- Binds threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
- Allows user to specify "skip mask" (i.e., supports many different compiler/MPI combinations)
- Replacement for taskset
- Uses logical (contiguous) core numbering when running inside a restricted set of cores
- Supports logical core numbering inside node, socket, core
- Usage examples:

env OMP_NUM_THREADS=6 likwid-pin -c 0-2,4-6 ./myApp parameters

likwid-pin -c S0:0-2@S1:0-2 ./myApp

OMP_PLACES and Thread Affinity (see OpenMP-4.0 page 7 lines 29-32, p. 241-243)



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

OMP_PROC_BIND variable / proc_bind() clause

Determines how places are used for pinning:

	OMP_PROC_BIND	Meaning
	FALSE	Affinity disabled
ed for	TRUE	Affinity enabled, implementation defined strategy
	CLOSE	Threads bind to consecutive places
	SPREAD	Threads are evenly scattered among places
	MASTER	Threads bind to the same place as the master thread that was running before the parallel region was entered
sted enMP		

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

ne

Some simple OMP_PLACES examples

- Intel Xeon w/ SMT, 2x36 cores, 1 thread per physical core, fill 1 socket OMP_NUM_THREADS=36 OMP_PLACES=cores OMP_PROC_BIND=close
- Intel Xeon Phi with 72 cores,

32 cores to be used, 2 threads per physical core

Intel Xeon, 2 sockets, 4 threads per socket (no binding within socket!) OMP_NUM_THREADS=8 OMP_PLACES=sockets OMP_PROC_BIND=close # spread will also do

Intel Xeon, 2 sockets, 4 threads per socket, binding to cores OMP_NUM_THREADS=8 OMP_PLACES=cores OMP_PROC_BIND=spread

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

OpenMP places and proc_bind (see OpenMP-4.0 pages 49f, 239, 241-243)

setenv OMP_PLACES "{0}, {1}, {2}, ... {29}, {30}, {31}" or setenv OMP_PLACES threads (example with P=32 places)

skipped

- setenv OMP_NUM_THREADS "8,2,2"
 setenv OMP PROC BIND "spread, spread, close"
- Master thread encounters nested parallel regions: #pragma omp parallel → uses: num_threads(8) proc_bind(spread) #pragma omp parallel → uses: num threads(2) proc bind(spread)
 - #pragma omp parallel
 → uses: num_threads(2) proc_bind(close)



- spread: Sparse distribution of the 8 threads among the 32 places; partitioned place lists.
- close: New threads as close as possible to the parent's place; same place lists.
- master: All new threads at the same place as the parent.

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

wipped Goals behind OMP_PLACES and proc_bind



Examples should be independent of vendor's numbering!

- Without nested parallel regions: #pragma omp parallel num_threads(4*6) proc_bind(spread) → one thread per core
- With nested regions:

#pragma omp parallel num_threads(4) proc_bind(spread) → one thread per socket
#pragma omp parallel num_threads(6) proc_bind(spread) → one thread per core
#pragma omp parallel num_threads(2) proc_bind(close) → one thread per hyper-thread

Pinning of MPI processes

- Highly system dependent!
- Intel MPI: env variable I_MPI_PIN_DOMAIN
- OpenMPI: choose between several mpirun options, e.g., -bind-to-core, -bind-to-socket, -bycore, -byslot ...
- Cray's aprun: pinning by default

 Platform-independent tools: likwid-mpirun (likwid-pin, numactl)

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

Anarchy vs. affinity with a heat equation solver



Reasons for caring about affinity:

- Eliminating performance variation
- Making use of architectural features
- Avoiding resource contention



2x 10-core Intel Ivy Bridge, OpenMPI



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore



Topology ("mapping") with MPI+OpenMP: Lots of choices – solutions are highly system specific!

One MPI process per node

One MPI process per socket

- OpenMP threads pinned "round robin" across cores in node
- Two MPI processes per socket



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

likwid-mpirun: 1 MPI process per node

likwid-mpirun -np 2 -pin N:0-11 ./a.out



OMP_NUM_THREADS=12 mpirun -ppn 1 -np 2 -env KMP_AFFINITY scatter ./a.out

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

Intel MPI+compiler:

likwid-mpirun: 1 MPI process per socket

likwid-mpirun -np 4 -pin S0:0-5_S1:0-5 ./a.out



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

MPI/OpenMP affinity: Take-home messages

- Learn how to take control of hybrid execution!
 - Almost all performance features depend on topology and thread placement! (especially if SMT/Hyperthreading is on)
- Always observe the topology dependence of
 - Intranode MPI performance
 - OpenMP overheads
 - Saturation effects / scalability behavior with bandwidth-bound code
- Enforce proper thread/process to core binding, using appropriate tools (whatever you use, but use SOMETHING)
- Memory page placement on ccNUMA nodes
 - Automatic optimal page placement for one (or more) MPI processes per ccNUMA domain (solution A)
 - Explicitly parallel first-touch initialization only required for multi-domain MPI processes (solution B)

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore

Programming models - MPI + OpenMP

Hands-On #2

Pinning

http://tiny.cc/MPIX-HLRS

General considerations
How to compile, link, and run Hands-on: Hello hybrid!
System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
Topology and affinity on multicore
Hands-on: Pinning
Case study: Simple 2D stencil smoother Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Topology and affinity on multicore \rightarrow Hands-on #2

Programming models - MPI + OpenMP

Case study: Simple 2D stencil smoother General considerations
How to compile, link, and run Hands-on: Hello hybrid!
System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
Topology and affinity on multicore Hands-on: Pinning
Case study: Simple 2D stencil smoother
Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: Simple 2D stencil smoother

Stencil smoother with ghost cell exchange

2D domain distributed to ranks (here 4 x 3), each rank gets one tile

rank 0	rank 1	rank 2	rank 3
rank 4	Rank 5	rank 6	rank 7
rank 8	rank 9	rank 10	rank 11

Each rank's tile is surrounded by ghost cells, representing the cells of the neighbors



After each sweep over a tile, perform ghost cell exchange, i.e., update ghost cells with new values of neighbor cells



Possible implementation:

- 1. copy new data into contiguous send buffer (possibly optional)
- 2. send to corresponding neighbor, receive new data from same neighbor
- 3. copy received new data into ghost cells



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → MPI + OpenMP → Case study: Simple 2D stencil smoother

Jacobi 2D – 1D decomposition

Simple benchmark: 1D decomposition of grid along outer dimension



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: Simple 2D stencil smoother

Jacobi 2D – 1D decomposition

Simple benchmark: 1D decomposition of grid along outer dimension



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: Simple 2D stencil smoother
Benchmark case

- Cluster: "Fritz" at NHR@FAU
 - 2x 36c Intel Ice Lake CPU per node Sub-NUMA Clustering (18 cores per NUMA domain)
 - Memory BW ~ 160 GB/s per socket (2 NUMA domains)
 - HDR-100 fat-tree interconnect
 - Intel compiler, Intel MPI
- Problem size 8000x8000 (working set ~ 1 GB)
 - Message size 64000 byte

Jacobi 2D – Benchmarking

- Up to 8 nodes (32 NUMA domains)
- MPI only vs. MPI+OpenMP
- Hybrid: 18 OpenMP threads per process, one process per NUMA domain
- Code behaves according to memory BW limitation on one NUMA domain
- MPI-only scales better
- Why???



Jacobi 2D – Benchmarking

Intel Trace Analyzer view of MPI-only run (4 nodes, 288 processes)

16 cores actively running code per NUMA domain → memory BW saturated!

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: Simple 2D stencil smoother

Jacobi 2D – Benchmarking

Intel Trace Analyzer view of hybrid run (4 nodes, 16 processes)



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → MPI + OpenMP → Case study: Simple 2D stencil smoother

So why is pure MPI faster with the Jacobi code?

- The execution bottleneck is main memory bandwidth
- The execution is desynchronized across processes (no lock-step)
- As long as enough processes are actively working on a NUMA domain, the bottleneck is fully utilized → optimal performance
 - If a few cores spend time in MPI, nobody cares
 - MPI waiting times are overlapped with useful work across cores
- OpenMP forces the cores on a NUMA domain into lock-step → no desynchronization possible
 - MPI time is exposed as overhead → memory bandwidth not fully utilized
- Interested? More info:
 - Afzal et al., DOI: <u>10.1007/978-3-030-50743-5_20</u>
 - Afzal et al., DOI: <u>10.1109/TPDS.2022.3221085</u>, and references therein

Programming models - MPI + OpenMP

-kipped

Case study: The Multi-Zone NAS Parallel Benchmarks

General considerations
How to compile, link, and run Hands-on: Hello hybrid!
System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
Topology and affinity on multicore Hands-on: Pinning
Case study: Simple 2D stencil smoother
Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: MZ NAS PBM

Courtesy of Gabriele Jost

Load Balancing with hybrid programming 5Kipped

- On same or different level of parallelism
- **OpenMP** enables
 - cheap dynamic and guided load-balancing
 - via a parallelization option (clause on omp for / do directive)
 - without additional software effort
 - without explicit data movement

On MPI level

```
#pragma omp parallel for schedule(dynamic)
for (i=0; i<n; i++) {</pre>
  /* poorly balanced iterations */ ...
```

- Dynamic load balancing requires moving of parts of the data structure through the network
- Significant runtime overhead
- Complicated software \rightarrow rarely implemented
- MPI & OpenMP
 - Simple static load balancing on MPI level,) medium-quality, dynamic or guided on OpenMP level

cheap implementation

Juin Ped The Multi-Zone NAS Parallel Benchmarks



	MPI/ OpenMP	Seq	Nested OpenMP
Time step	sequential	sequential	sequential
inter-zones	MPI Processes	direct access	OpenMP
exchange boundaries	Call MPI	direct	OpenMP
intra-zones	OpenMP	sequential	OpenMP

Multi-zone versions of the NAS Parallel Benchmarks LU,SP, and BT

- Two hybrid sample implementations
- Load balance heuristics part of sample codes
- https://www.nas.nasa.gov/publications/npb.html

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: MZ NAS PBM

Courtesy of Gabriele Jost

JuinPed MPI/OpenMP BT-MZ structure



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: MZ NAS PBM

Courtesy of Gabriele Jost

- Aggregate sizes:
 - Class D: 1632 x 1216 x 34 grid points
 - Class E: 4224 x 3456 x 92 grid points
- BT-MZ: (Block tridiagonal simulated CFD application)
 - Alternative Directions Implicit (ADI) method
 - #Zones: 1024 (D), 4096 (E)
 - Size of the zones varies widely:
 - large/small about 20
 - requires multi-level parallelism to achieve a good load-balance
- SP-MZ: (Scalar Pentadiagonal simulated CFD application)
 - #Zones: 1024 (D), 4096 (E)
 - Size of zones identical
 - no load-balancing required

Pure MPI: Load-

Expectations:

balancing problems! Good candidate for MPI+OpenMP

Load-balanced on MPI level: Pure MPI should perform best

June NPB-MZ Class E Scalability on Lonestar



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Courtesy of Gabriele Jost

Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: MZ NAS PBM

83/280

skipped MPI+OpenMP memory usage of NPB-MZ



Using more OpenMP threads reduces the memory usage substantially, up to five times on Hopper Cray XT5 (eight-core nodes).

Hongzhang Shan, Haoqiang Jin, Karl Fuerlinger, Alice Koniges, Nicholas J. Wright: *Analyzing the Effect of Different Programming Models Upon Performance and Memory Usage on Cray XT5 Platforms.* Proceedings, CUG 2010, Edinburgh, GB, May 24-27, 2010.

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case study: MZ NAS PBM

84/280

Programming models - MPI + OpenMP

Hands-On #3

Masteronly hybrid Jacobi

General considerations
How to compile, link, and run Hands-on: Hello hybrid!
System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
Topology and affinity on multicore Hands-on: Pinning
Case study: Simple 2D stencil smoother Case study: The Multi-Zone NAS Parallel Benchmarks (skipped)
Hands-on: Masteronly hybrid Jacobi
Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi

Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, <u>Claudia Blaas-Schenner (VSC, TU Wien)</u> Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Case studies \rightarrow Hands-on #3

Example: MPI+OpenMP-Hybrid Jacobi solver

Source code: See <u>http://tiny.cc/MPIX-HLRS</u>

- This is a Jacobi solver (2D stencil code) with domain decomposition and halo exchange
- The given code is MPI-only. You can build it with make (take a look at the Makefile) and run it with something like this (adapt to local requirements):

\$ <mpirun-or-whatever> -np <numprocs> ./jacobi.exe < input</pre>

Task: parallelize it with OpenMP to get a hybrid MPI+OpenMP code, and run it effectively on the given hardware.

- Notes:
 - The code is strongly memory bound at the problem size set in the input file
 - Learn how to take control of affinity with MPI and especially with MPI+OpenMP
 - Always run multiple times and observe performance variations
 - If you know how, try to calculate the maximum possible performance and use it as a "light speed" baseline

http://tiny.cc/MPIX-HLRS

Example cont'd

- Tasks (we assume N_c cores per CPU socket):
 - Run the MPI-only code on one node with 1,...,N_c,...,2*N_c processes (1 full node) and observe the achieved performance behavior
 - Parallelize appropriate loops with OpenMP
 - Run with OpenMP and 1 MPI process ("OpenMP-only") on 1,...,N_c,...,2*N_c cores, compare with MPI-only run
 - Run hybrid variants with different MPI vs. OpenMP ratios
- Things to observe
 - Run-to-run performance variations
 - Does the OpenMP/hybrid code perform as well as the MPI code? If it doesn't, fix it!



http://tiny.cc/MPIX-HLRS

see also login-slides

Programming models - MPI + OpenMP

Overlapping Communication and Computation

- General considerations
 How to compile, link, and run Hands-on: Hello hybrid!
 System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
 Topology and affinity on multicore Hands-on: Pinning
 Case study: Simple 2D stencil smoother Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
 Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi
 - Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation

Sleeping threads with masteronly style



- Problem:
 - Sleeping threads are wasting CPU time
- Solution:
 - Overlapping of computation and communication
- Limited benefit:
 - Best case: reduces communication overhead from 50% to 0%
 - \rightarrow speedup of 2x
 - Usual case of 20% to 0%
 - \rightarrow speedup of 1.25x
 - Requires significant work → later

Nonblocking vs. threading for overlapped comm.

- Why not use nonblocking calls?
 - Nonblocking communication is important to prevent serializations and deadlocks, but asynchronous progress is not guaranteed
 - Options (implementation dependent):
 - Communication offload to NIC
 - Additional internal progress thread (MPI_ASYNC... with MPICH)
 - Intranode and internode communication may be handled very differently
- Using threading for communication overlap
 - One or more threads/tasks handles communication, rest of team "do the work"
 - How to organize the work sharing among all threads?
 - Non-communicating threads
 - Communicating threads after communication is over
 - Not all of the work can usually be overlapped \rightarrow see next slide

Using threading/tasking for comm. overlap



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation

91/280

Explicit overlapping of communication and computation

The basic principle appears simple:



<u>Rolf Rabenseifner (HLRS)</u>, <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation

Overlapping communication with computation

& clumsy

error-prone

Three problems:

- Application problem: separate application into
 - code that can run before the halo data is received
 - code that needs halo data
 - May be hard to do
- Thread-rank problem: distinguish comm. / comp. via thread ID
 - Work sharing and load balancing is harder
 - Options
 - Fully manual work distribution
 - Nested parallelism
 - Tasking & taskloops
 - Partitioned comm (MPI-4.0)
- Optimal memory placement on ccNUMA may be difficult

93/280

Example: sparse matrix-vector multiply (spMVM)



G. Schubert, H. Fehske, G. Hager, and G. Wellein: Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems. Parallel Processing Letters 21(3), 339-358 (2011). DOI: 10.1142/S0129626411000254

may be much improved!

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation

Programming models - MPI + OpenMP

Communication overlap with OpenMP taskloops

 General considerations
 How to compile, link, and run Hands-on: Hello hybrid!
 System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
 Topology and affinity on multicore Hands-on: Pinning
 Case study: Simple 2D stencil smoother
 Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
 Overlapping communication and computation
 Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi

Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation \rightarrow Taskloop

OpenMP taskloop Directive – Syntax

- Immediately following loop executed in several tasks
- Not a work-sharing directive!
 - Should be executed only by one thread!

A task can be run by any thread, across NUMA nodes
→ 😕 perfect first touch impossible!

• Fortran:

```
[!$OMP end taskloop [nowait]]
```

Loop iterations must be independent, i.e., they can be executed in parallel

- If used, the end do directive must appear immediately after the end of the loop

```
    C/C++:
#pragma omp taskloop [ clause [ [ , ] clause ] ... ] new-line
for-loop
```

The corresponding *for-loop* must have canonical shape → next slide

OpenMP taskloop Directive – Details



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation \rightarrow Taskloop

OpenMP single & taskloop Directives



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + OpenMP → Overlapping communication and computation → Taskloop



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation \rightarrow Taskloop

Comm. overlap with task & taskloop Directives - C/C++





¹⁾ Adding a priority (1) clause may help that the MPI communication is not delayed by some numerical tasks generated by #pragma omp taskloop.

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation \rightarrow Taskloop

100/280

Tasking example: dense matrix-vector multiply with communication overlap

Data distribution across processes:



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation Dense matrix-vector multiply with communication overlap via tasking

Computation/communication scheme:

-kipped.



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation

Dense matrix-vector multiply with communication overlap via tasking

```
#pragma omp parallel
    int tid = omp_get_thread_num();
    int n start=rank*my size+min(rest,rank), cur size=my size;
    // loop over RHS ring shifts
    for(int rot=0; rot<ranks; rot++) {</pre>
                                                                        Asynchronous
      #pragma omp single
                                                                        communication
                                                                         (ring shift)
        if(rot!=ranks-1) {
          #pragma omp task
            MPI Isend(buf[0], ..., r neighbor, ..., &request[0]);
            MPI Irecv(buf[1], ..., l neighbor, ..., &request[1]);
            MPI Waitall(2, request, status);
                                                                            Current block of MVM
                                                                            (chunked by 4 rows)
        for(int row=0; row<my size; row+=4) {</pre>
          #pragma omp task
            do local mvm block(a, y, buf, row, n start, cur size, n);
      #pragma omp single
        tmpbuf = buf[1]; buf[1] = buf[0]; buf[0] = tmpbuf;
      n start += cur size;
      if(n start>=size) n start=0; // wrap around
      cur size = size of rank(l neighbor,ranks,size);
```

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation

Partitioned Point-to-Point Communication

New in MPI-4.0:

> Partitioned communication is "partitioned" because it allows for multiple contributions of data to be made, potentially, from multiple actors (e.g., threads or tasks) in an MPI process to a single communication operation.

- A point-to-point operation (i.e., send or receive)
 - can be split into partitions,
 - and each partition is filled and then "sent" with MPI Pready by a thread;
 - same for receiving
- Technically provided as a new form of persistent communication.
- Further information¹⁾ e.g.,
 - Grant, Ryan. MPI Partitioned Communication. United States: N. p., 2020. Web. н. https://www.osti.gov/biblio/1762584 and https://www.osti.gov/servlets/purl/1762584

 - Further analysis / publications: Thomas Gillis et al., 2023, https://doi.org/10.1145/3605573.3605599
 - Matthew G.F. Dosanjh et al., 2021, <u>https://doi.org/10.1016/j.parco.2021.102827</u>
 - Yiltan Hassan Temucin et al., 2022, https://doi.org/10.1145/3545008.3545088

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation

Programming models - MPI + OpenMP

Hands-On #4

Taskloop-based hybrid Jacobi

http://tiny.cc/MPIX-HLRS

General considerations
How to compile, link, and run Hands-on: Hello hybrid!
System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
Topology and affinity on multicore Hands-on: Pinning
Case study: Simple 2D stencil smoother Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
Overlapping communication and computation Communication overlap with OpenMP taskloops
Hands-on: Taskloop-based hybrid Jacobi

Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Overlapping communication and computation \rightarrow Hands-on #4

Programming models - MPI + OpenMP

Main advantages, disadvantages, conclusions

General considerations
How to compile, link, and run Hands-on: Hello hybrid!
System topology, ccNUMA, and memory bandwidth Memory placement on ccNUMA systems
Topology and affinity on multicore Hands-on: Pinning
Case study: Simple 2D stencil smoother Case study: The Multi-Zone NAS Parallel Benchmarks (skipped) Hands-on: Masteronly hybrid Jacobi
Overlapping communication and computation Communication overlap with OpenMP taskloops Hands-on: Taskloop-based hybrid Jacobi

> Main advantages, disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + OpenMP \rightarrow Conclusions

MPI+OpenMP: Main advantages

Increase parallelism

- Scaling to higher number of cores
- Adding OpenMP with incremental additional parallelization
- Lower memory requirements due to smaller number of MPI processes
 - Reduced amount of application halos & replicated data
 - Reduced size of MPI internal buffer space
 - Very important on systems with many cores per node
- Lower communication overhead (possibly)
 - Few multithreaded MPI processes vs many single-threaded processes
 - Fewer number of calls and smaller amount of data communicated
 - Topology problems from pure MPI are solved (if only one MPI process per node) (was application topology versus multilevel hardware topology)
- Provide for flexible load-balancing on coarse and fine levels
 - Smaller #of MPI processes leave room for assigning workload more evenly
 - MPI processes with higher workload could employ more threads

Additional advantages when overlapping communication and computation:

No sleeping threads

MPI+OpenMP: Main disadvantages & challenges

Non-Uniform Memory Access:

- Not all memory access is equal: ccNUMA locality effects
- Penalties for access across NUMA domain boundaries
- First touch is needed for more than one NUMA domain per MPI process
- Alternative solution: One MPI process on each NUMA domain (i.e., chip)
- Multicore / multisocket anisotropy effects
 - Bandwidth bottlenecks, shared caches
 - Intra-node MPI performance: Core \leftrightarrow core vs. socket \leftrightarrow socket
 - OpenMP loop overhead
- Amdahl's law on both, MPI and OpenMP level
- Complex thread and process pinning

Masteronly style (i.e., MPI outside of parallel regions)

Sleeping threads

Additional disadvantages when overlapping communication and computation:

- High programming overhead
- OpenMP is only partially prepared for this programming style → taskloop directive
Questions addressed in this tutorial

What is the performance impact of system topology? -

It's massive

affinity

- How do I map my programming model on the system to my advantage?
- How do I do the split into MPI+X?
 Where do my processor (threads mup2 blow do I take control)
 - Where do my processes/threads run? How do I take control?
 - Where is my data?
 CCNUMA first Process/thread

touch placement

- How can I minimize communication overhead?
- How does hybrid programming help with typical HPC problems?
 - Can it reduce communication overhead?
 - Can it reduce replicated data?
- How can I leverage multiple accelerators?
 - What are typical challenges?

Programming models - MPI + Accelerator

General considerations	slide <u>111</u>
OpenMP offloading for accelerators	<u>116</u>
Case study: Accelerated stencil smoother	<u>140</u>
Advantages & main challenges, conclusions	<u>150</u>

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + Accelerator

Accelerator programming: Bottlenecks reloaded

Example: 2-socket AMD "Zen3" (2x64 cores) node with eight NVIDIA A100 GPGPUs (PCIe 4) + NVLINK ("Alex" at NHR@FAU)

	per GPGPU	per CPU	
DP peak performance		^{5x} 2.0 Tflop/s	
eff. memory bandwidth	^{0.13 B/F} 1300 Gbyte/s ←		Machine balan
inter-device BW (PCIe)	≈ 25 Gby	te/s (max.)	
inter-device BW (NVlink)	> 500	Gbyte/s	
Network BW (4x 100 Gbit/s)	2x 25 Gby	te/s (theor.)	

→ Speedups can only be attained if communication overheads are under control

→ Basic estimates help



Accelerator + MPI: How does the data get from A to B?



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow General considerations 112/280

Questions to ask

- Is the MPI implementation CUDA/GPU aware?
 - Yes: Can use device pointers in MPI calls
 - No: Explicit DtoH/HtoD buffer transfers required
 - Copying to consecutive halo buffers may still be necessary
- Is NVLink available?
 - Yes: Direct GPU-GPU MPI communication with MPI
 - Supported by: P100, V100, A100, H100
 - No: copies via host (even with NVIDIA GPUDirect)
- Unified Memory or explicit DtoH/HtoD transfers?
 - UM: Transparent sharing of host and device memory
- Actual bandwidths and latencies?
 - Highly system and implementation dependent!

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow General considerations See also.

Never forget: hardware is not enough

- SpMV on NVIDIA A100:
 - Different data formats and libraries
 - 2800 matrices (SuiteSparse Matrix Collection)
- Optimal matrix storage format is highly matrix and system dependent!

H. Anzt, et al; 2020 IEEE/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS), DOI: <u>10.1109/PMBS51919.2020.00009</u>.



Options for hybrid accelerator programming



Which model/combination is the best???

 \rightarrow the one that allows you to address the relevant hardware bottleneck(s)

*) PGAS = Partitioned Global Address space languages, CAF = Coarray Fortran, UPC = Unified Parallel C

Programming models - MPI + Accelerator

OpenMP offloading for accelerators

(Slides adapted from material by M. Wittmann, NHR@FAU)

General considerations

> OpenMP offloading for accelerators
 Case study: Accelerated stencil smoother
 Advantages & main challenges, conclusions

OpenMP offloading

- OpenMP 4.0++ supports offloading of loops and regions of code from a host CPU to an attached accelerator in C, C++, and Fortran
- Set of compiler directives, runtime routines, and environment variables
- Simple programming model for using accelerators (GPGPUs and other many-core chips)
- Memory model:
 - Host CPU + Device may have completely separate memory; Data movement between host and device performed by host via runtime calls; Memory on device may not support memory coherence between execution units or need to be supported by explicit barrier
- Execution model:
 - Compute intensive code regions offloaded to the device, executed as kernels; Host orchestrates data movement, initiates computation, waits for completion; Support for multiple levels of parallelism (teams, threads, SIMD)

Introduction

- Execute code on a device, typically an accelerator
 - OpenMP tries to abstract from the targeted device's architecture
- target: device where code and data is offloaded to
- execution always starts on the host device



target CONStruct

target [clauses...]
<structured block>

- execute associated structured block on the device
- on the target:
 - execution is initially single threaded
- on the host:
 - wait until offloaded code completes
- target construct cannot be nested inside another target construct

```
int a[1024], b[1024];
/* init a and b */
#pragma omp target
{
   for (int i = 0; i < 1024; ++i)
        a[i] += b[i];
} /* wait until complete */</pre>
```



 target construct alone does not generate parallelism #pragma omp target
for (int i = 0; i < 1024; ++i)
 a[i] += b[i];</pre>



visualization idea based on: Using OpenMP 4.5 Target Offload for Programming Heterogeneous Systems, NASA Advanced Supercomputing Division, Mar 20, 2019

- teams CONStruct
 - generate league of teams
 - a team has only one initial thread
 - each team executes the same code
 - how many teams: impl. defined
 - num_teams(n) Clause
- distribute CONStruct
 - distributes iteration space of associated loop(s) over teams

#pragma omp target teams
for (int i = 0; i < 1024; ++i)
 a[i] += b[i];</pre>



#pragma omp target teams distribute
for (int i = 0; i < 1024; ++i)
 a[i] += b[i];</pre>



visualization idea based on: Using OpenMP 4.5 Target Offload for Programming Heterogeneous Systems, NASA Advanced Supercomputing Division, Mar 20, 2019

- parallel CONStruct
 - gen. parallel region with multiple threads inside each team



worksharing loop

 distribute team's iteration space over all threads inside a team

visualization idea based on: Using OpenMP 4.5 Target Offload for Programming Heterogeneous Systems, NASA Advanced Supercomputing Division, Mar 20, 2019

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow OpenMP offloading



- simd CONStruct
 - use SIMD lanes in each thread

how each directive maps to a GPU entity depends on the compiler

- for GPUs what construct maps to what entity depends on the compiler
 - might be that teams → threadblock/work group
 - might be that parallel [simd] → threads/work item
- If OpenACC, OpenMP, Offloading and GCC GNU Tools Cauldron 2022; Tobias Burnus, Thomas Schwinge, Andrew Stubbs; 2022-09-18; <u>https://gcc.gnu.org/wiki/cauldron2022talks?action=AttachFile&do=get&target=OpenMP-OpenACC-Offload-Cauldron2022-1.pdf</u>:
 - GCC: teams, parallel, simd
 - SIMD loop → thread/work item
 - teams + parallel → warps/wavefront
 - LLVM/Clang: teams, parallel
 - under development: team, parallel, simd
 - AMD: teams, parallel
 - HPE/Cray: teams, parallel or simd
 - Nvidia: teams, parallel
 - Intel: teams, parallel, simd

some possible combinations

```
omp target <sb>
omp target parallel <sb>
omp target parallel for/do <ln>
omp target parallel for/do simd <ln>
omp target simd <ln>
omp target teams <sb>
omp target teams distribute <ln>
omp target teams distribute parallel for/do <ln>
omp target teams distribute parallel for/do simd <ln>
```

sb: structured block
ln: loop nest

not covered: section, loop construct



- each team has a new initial thread
- teams are loosely coupled
 - in contrast to the parallel construct
- no synchronization across teams

clauses:

- num_teams(expr) Clause
 - no. of teams to create
 - if unspecified gen. no. of teams is implementation defined
- thread_limit(expr) Clause
 - max. no. of active threads in a team



- if(expr) Clause
 - evaluate to true: create teams
 - evaluate to false: create only 1 team
 - shared, private, firstprivate, default:
 - usual meaning
 - reduction clause: see later



- distribute iterations of associated loop over teams
 - must be strictly nested inside a teams construct
 - iteration space must be the same for all teams
 - no implicit barrier at the end
- dist_schedule(static[,chunk_size]) Clause
 - if unspecified: implementation defined
 - W/O chunk_size: each team gets one equally sized chunk
- collapse(n) Clause
 - same as for for/do construct
 - associate and collapse iteration space of n nested loops





- private, firstprivate, lastprivate clauses: usual meaning
- order clause: not handled here
- reproducible schedule:
 - order(reproducible)
 - dist_schedule(static[,chunk_size]) order(...) where order does not CONtain unconstrained
- avoid data races with lastprivate
 - lastprivate variables should not be accessed between end of distribute and teams construct



Data Mapping

- host and device memory can be separate
- mapping of variables ensures
 - a variable is accessible on the target, e.g. by copy or allocation
 - a consistent memory view
- what can be mapped:
 - variables, array sections, members of structures
- mapping causes a presence check
 - copy to device only if not already present
- mapping attributes can be
 - implicit or explicit





- exists for each device
 - exists beyond a single target region
- contains all variables accessible by threads running on the device
- mapping ensures a variable is in a device's DDE

```
int a[1024], b[1024];
/* init a and b */
#pragma omp target
{
   for (int i = 0; i < 1024; ++i)
        a[i] += b[i];
} /* wait until complete */</pre>
```





- explicit:
 - referenced in private, firstprivate, is_device_ptr Clause: private
 - declared inside target construct: private
 - referenced in a map clause: selected map-type
- scalar variable: firstprivate
 - except if target ... defaultmap(tofrom:scalar)
 - then map-type tofrom
- non-scalar variable: map-type tofrom
 - entry: copy to device, exit: copy back
- C/C++: pointer variable in pointer based array section: private

```
int a[1024], b[1024];
int n = 1024;
/* init a and b */
#pragma omp target
{
  for (int i = 0; i < n; ++i)
        a[i] += b[i];
}
```

map clause



Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow OpenMP offloading

Allocating on the Device

- map-type alloc
 - allocate variable/array on device
 - no initialization is performed
 - no copy back to host
- useful, e.g. when an array is only used on the device



How to map dynamically allocated arrays in C/C++

map dynamically allocated arrays via array section syntax

array[[lower-bound]:length]



- every variable is inside a device data environment (DDE)
 - exists only once
 - has a reference count (RC) associated
- an existing variable in a DDE has always RC ≥ 1

var. on map enter:

- if RC=0: var. newly allocated
- ++RC
- if map-type in to | tofrom and (RC=1 || mtm=always):
 - copy value of var. from host to device
- else:
 - no copy to the device takes place

var. on a map-exit:

- if map-type in from | tofrom and (RC=1 || mtm=always)
 - copy value of var. from device to host
- --RC
- if map-type = delete and RC!=∞
 RC=0
- if RC=0: remove var. from DDE

mtm = map-type-modifier

target data construct

target data [clauses]
<block>

- map data for the duration of the associated block to the DDE
 - <block> still executed on host
 - <block> typically includes multiple target regions
- clauses:
 - map() with to, from, tofrom, alloc
 - not covered: device, if, use_device_addr, use_device_ptr

```
#pragma omp target
for (int i = 0; i < n; ++i)
{ b[i] = 2.0 * a[i]; }</pre>
```

```
#pragma omp target
for (int i = 0; i < n; ++i)
{ b[i] += a[i]; }</pre>
```



target update Construct

target update [clauses]

- copy data between host and device
 - runs on the host
 - cannot appear inside a target construct
 - copy is always performed
 - in contrast to target map (...)
- clauses
 - to(var-list) copy vars. to device
 - from(var-list) copy vars. to host
 - not covered: device, if, nowait, depend

```
#pragma omp target
for (int i = 0; i < n; ++i)
{ b[i] = 2.0 * a[i]; }</pre>
```

```
#pragma omp target update from(b[:n])
/* do something with b */
```

```
#pragma omp target
for (int i = 0; i < n; ++i)
{ b[i] += a[i]; }</pre>
```

enter data/exit data directives

target enter data map(...) [clauses] → map data target exit data map(...) [clauses] → unmap data

unstructured

can be called at any point on host

- at exit data: listed variables not present on the device are ignored
- clauses not covered: device, if, depend, nowait

```
allowed: to, alloc
double * vec allocate(int n/el)
  double * a = malloc(...)
  #pragma omp target 
#nter data \
               map(alloc:a[:n el])
  return a;
}
void vec free(double * a)
  #pragma omp target exit data \
               map(release:a[:n el])
  free(a);
            allowed: from, release, delete
```

target data use device ptr directive

target data use_device_ptr(<list>)
<structured-block>

- Indicates that list item is pointer to object with corresponding storage on device
- References to list items in structured block are converted to local pointer with device address
- "In this block, use device addresses for these pointers"
- Useful if functions need to be handed device pointers (e.g., GPU-aware MPI)

```
double * p = malloc(n);
#pragma omp target data map(p[:n])
{
   // call host func with device ptr
#pragma omp target data use_device_ptr(p)
   accel_func(p);
```

Programming models - MPI + Accelerator

Case study: Accelerated stencil smoother

General considerations

OpenMP offloading for accelerators

> Case study: Accelerated stencil smoother Advantages & main challenges, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Case study: Accelerated stencil smoother

Domain sweep with offload directive (in **relax()** function):

- This alone would be sufficient to run the loop nest on the GPU
- map clause (in this form) copies arrays src[] and dst[] to the device before the loop and then back after
- Prize question: What is the expected performance in LUP/s (lattice site updates per second)? (Hint: it's abysmal)
- How can we do better?

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Case study: Accelerated stencil smoother

Better solution: Copy the arrays to the device before the iteration loop and then back after

```
#pragma omp target enter data \
    map(to:src[:n_cells]) map(to:dst[:n_cells])
    for (int iter = 0; iter < n_iterations; ++iter) {
        exchange(domain, src_grid);
        relax(domain, src_grid, dst_grid);
        swap(src_grid, dst_grid);
    }
#pragma omp target exit data \
    map(from:src[:n cells]) map(from:dst[:n cells])</pre>
```

- Entire "algorithm" is now on the GPU. Can we do even better?
- What about the halo communication?
 - Is the MPI implementation GPU aware?

Halo exchange without GPU-aware MPI: Update boundary cells from device (halos to device) before (after) communication

```
void exchange(...) {
. . .
#pragma omp target update \
  from(src[(dim y - 1) * dim x:dim x],src[0:dim x])
  // top neighbor xchg
  if (domain->comm rank + 1 < domain->comm size) {
    int top = domain->comm rank + 1;
    MPI Isend(&src[dim y-1][0], dim x,..., &requests[0]);
    MPI Irecv(grid->ghost cells top, dim x, &requests[1]);
                                                                            executed
  // bottom neighbor xchg
                                                                            on host
  if (domain->comm rank > 0) {
    int bottom = domain->comm rank - 1;
    MPI Isend(&src[0][0], dim x,...,
                                               &requests[2]);
    MPI Irecv(grid->ghost cells bottom, dim x, &requests[3]);
  MPI Waitall(4, requests, MPI STATUSES IGNORE);
#pragma omp target update \
  to(grid->ghost cells top[:dim x],grid->ghost cells bottom[:dim x])
```

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Case study: Accelerated stencil smoother

Halo exchange with GPU-aware MPI: Tell compiler to use device pointers in the region

```
void exchange(...) {
  double *qct = grid->ghost cells top, *gcb=grid->ghost cells bottom;
#pragma omp target data \
 use device ptr(src, gct, gcb)
  // top neighbor xchg
  if (domain->comm rank + 1 < domain->comm size) {
    int top = domain->comm rank + 1;
    MPI Isend(&src[dim y-1][0], dim x,..., &requests[0]);
    MPI Irecv(gct, dim x, &requests[1]);
  // bottom neighbor xchg
  if (domain->comm rank > 0) {
    int bottom = domain->comm rank - 1;
    MPI Isend(&src[0][0], dim x,...,
                                                 &requests[2]);
    MPI Irecv(gcb, dim x, &requests[3]);
 MPI Waitall(4, requests, MPI STATUSES IGNORE);
```

executed on host

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Case study: Accelerated stencil smoother
J2D smoother multi-GPU scaling

"Alex" node (8x A100 40GB), nvhpc 23.7, OpenMPI 4.1.6



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Case study: Accelerated stencil smoother

PCIe transfers

- Why is there no perfect scaling even at large problem sizes?
- Runtime at problem size 80k x 20k with 5k iterations: 15 s
- Transfer time of grids to and from accelerator:



Residual deviation: 1.7%

Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Case study: Accelerated stencil smoother

winned Example: Sparse MVM (std. CSR format)

```
#pragma acc parallel present(val[0:numNonZeros], \
  colInd[0:numNonZeros],
  rowPtr[0:numRows+1],
  x[0:numRows],
  y[0:numRows])
  loop
for (int rowID=0; rowID<numRows; ++rowID)</pre>
  double tmp = y[rowID];
  // loop over all elements in row
  for (int rowEntry=rowPtr[rowID];
       rowEntry<rowPtr[rowID+1];</pre>
       ++rowEntry) {
    tmp += val[rowEntry] * x[ colInd[rowEntry] ];
  y[rowID] = tmp;
```



Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow OpenACC

_{winPed} Example: Sparse MVM (SELL-C-σ format)

```
#pragma acc parallel present(val[0 : capacity],colInd[0 : capacity],\
    chunkPtr[0 : numberOfChunks], chunkLength[0 : numberOfChunks], \
   x[0 : paddedRows],y[0 : paddedRows]) vector length (chunkSize) loop
// loop over all chunks
for (int chunk=0; chunk < numberOfChunks; ++chunk) {</pre>
 int chunkOffset = chunkPtr[chunk];
 int rowOffset = chunk*chunkSize;
 #pragma acc loop vector
 for (int chunkRow=0; chunkRow<chunkSize; ++chunkRow) {</pre>
   int globalRow = rowOffset + chunkRow;
   // fill tempory vector with values from y
   double tmp = v[globalRow];
   // loop over all row elements in chunk
   for (int rowEntry=0;
         rowEntry<chunkLength[chunk];</pre>
         ++rowEntry) {
      tmp += val [chunkOffset + rowEntry*chunkSize + chunkRow]
           * x[colInd[chunkOffset + rowEntry*chunkSize + chunkRow] ];
   // write back result of y = alpha Ax + beta y
   y[globalRow] = tmp;
```



M. Kreutzer, G. Hager, G. Wellein, H. Fehske, and A. R. Bishop: A unified sparse matrix data format for efficient general sparse matrix-vector multiplication on modern processors with wide SIMD units. SIAM Journal on Scientific Computing **36**(5), C401–C423 (2014). <u>DOI: 10.1137/130930352</u>

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow OpenACC

Example: Sparse MVM CRS vs. SELL-128-8192 on Kepler K20

GFlop/s

Ekipped

GPU absolute, matrix-independent light speed limit (memory BW)



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow OpenACC

Programming models - MPI + Accelerator

Advantages & main challenges, conclusions

General considerations OpenMP offloading for accelerators Case study: Accelerated stencil smoother > Advantages & main challenges, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Conclusions

Conclusions from the accelerated J2D example

- OpenMP offloading glosses over many intricacies of the underlying hardware and software
 - It is good to have a performance model at hand
 - See also <u>Performance Analysis with NVIDIA Tools</u> on YouTube
- Data transfers are still the #1 performance limiter
 - Abstractions can easily lead to excessive overhead
- Observing performance behavior when varying parameters is useful
 - Problem size, number of iterations, resources, domain decomposition,...
 - "shake it and see what happens"
- GPU/CUDA-aware MPI can boost scalability
 - However, the future holds shared memory between host and device
 → GPU awareness will be obsolete

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Conclusions

MPI+Accelerators: Main advantages

- Hybrid MPI/OpenMP and MPI/OpenACC can leverage accelerators and yield performance increase over pure MPI on multicore
- Compiler/pragma-based API provides relatively easy way to use coprocessors
- OpenACC targeted toward GPU-type coprocessors
- OpenMP extensions provide flexibility to use a wide range of heterogeneous coprocessors (GPU, APU, heterogeneous many-core types)

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Conclusions

MPI+Accelerators: Main challenges

- Considerable implementation effort for basic usage, depending on complexity of the application
- Efficient usage of pragmas requires good understanding of performance issues
 - Performance is not only about code; data structures can be decisive as well
- Support for accelerator pragmas still restricted to certain environments
 - NVIDIA GPUs have best support



Questions addressed in this tutorial

- What is the performance impact of system topology?
- How do I map my programming model on the system to my advantage?
 - How do I do the split into MPI+X?
 - Where do my processes/threads run? How do I take control?
 - Where is my data?
 - How can I minimize communication overhead?
- How does hybrid programming help with typical HPC problems?
 - Can it reduce communication overhead?
 - Can it reduce replicated data?
- How can I leverage multiple accelerators?
 - What are typical challenges? -

Data structures are decisive, inter-device communication support varies

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + Accelerator \rightarrow Conclusions

Future accelerated node architecture with AMD MI300A APUs

Programming model & options: •



• 1 MPI process per GPU

- 6 MPI processes per ccNUMA domain
- 24 MPI processes / node
- each MPI process with ≤ 4 threads
- 21 GB per MPI process + GPU

1 MPI process per GPU input queue

- 24 MPI processes per ccNUMA domain
- 96 MPI processes / node
- MPI processes are single-threaded
- 5.3 GB per MPI process + ¼ GPU

Optimization areas:

- Socket-to-Socket and Node-to-node communication
 - → pure MPI / The Topology Problem
- Minimizing memory consumption
 → MPI shared memory

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + Accelerator → Conclusions

Programming models - MPI + MPI-3 shared memory

General considerations & uses cases	slide <u>157</u>
Re-cap: MPI_Comm_split & one-sided communication	<u>161</u>
How-to	<u>169</u>
Exercise: MPI_Bcast	<u>184</u>
Quiz 1	<u>196</u>
MPI memory models & synchronization	<u>197</u>
Shared memory problems	<u>207</u>
Advantages & disadvantages, conclusions	<u>210</u>
Quiz 2	<u>215</u>

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory

Hybrid MPI + MPI-3 shared memory

What is it?

- Addon to pure message passing
- MPI processes can share memory segments within a node

Use cases/advantages

A: Reducing replicated data

- \rightarrow Reduced memory requirements
- B: Reducing intra-node message passing → Reduced intra-node communication time



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow General considerations

Hybrid MPI + MPI-3 shared memory

Further advantages

- Using only one parallel programming model
- No OpenMP problems (e.g., thread-safety isn't an issue)
- Major Problems
 - Communicator must be split into shared memory islands
 - No increase in exploitable parallelism
 - None of the "automatic" advantages of MPI+OpenMP
 - Exploiting advantages requires programming effort —

See MPI+OpenMP summary

Use case A: Reducing memory requirements



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → General considerations

Use case B: Reducing intra-node message passing



- MPI on each core (not hybrid)
 - Halos between all cores
 - MPI uses internally shared memory and cluster communication protocols
- MPI+OpenMP
 - Multi-threaded MPI processes
 - Halos communication only between MPI processes
- MPI cluster communication + MPI shared memory communication
 - Same as "MPI on each core", but
 - within the shared memory nodes, halo communication through direct copying with C/Fortran/Python statements

MPI cluster comm. + MPI shared memory access

- Similar to "MPI+OpenMP", but
- shared memory programming through work-sharing between the MPI processes within each SMP node

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow General considerations

Programming models - MPI + MPI-3.0 shared memory

Re-cap

- MPI_Comm_split
- One-sided communication

General considerations & uses cases

> Re-cap: MPI_Comm_split & one-sided communication How-to Exercise: MPI_Bcast Quiz 1 MPI memory models & synchronization Shared memory problems Advantages & disadvantages, conclusions Quiz 2

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Re-cap

New sub-communicators with MPI_Comm_split

- New sub-communicators via MPI_Comm_split
 - Each process must specify a color
 - Processes with same color are put together in new sub-communicators





162/280

Example: MPI_Comm_split()

• C/C++	int MPI_Comm_split (MPI_Comm comm, int color, int key, MPI_Comm * <i>newcomm</i>) Creation is collective in th	e old communicator.
Fortran mpi_f08:	MPI_COMM_SPLIT (comm, color, key, <i>newcomm</i> , <i>ierror</i>) TYPE(MPI_Comm) :: comm, newcomm INTEGER :: color, key; INTEGER, OPTIONAL :: ierror	Each process gets only its own sub-communicator
mpi & mp	if.h: INTEGER comm, color, key, newcomm, ierror	
Example:	<pre>int my_rank, mycolor, key, my_newrank; PI_Comm newcomm; AMPI_Comm_rank (MPI_COMM_WORLD, &my_rank); mycolor = my_rank/4; key = 0; MPI_Comm_split(MPI_COMM_WORLD, mycolor, key, &newcomm);</pre>	
	MPI_Comm_rank (newcomm, &my_newrank); 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 MPI_COMM_WORLD 0 0 0 2 3 0 1 2 3 newcomm newcomm	All processes with same color are grouped into separate sub- communicators
	ycolor == 0 mycolor == 1 mycolor == 2 mycolor == 3 mycolor == 4	•

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Re-cap \rightarrow MPI_Comm_split

Re-cap: One-sided Communication

- Communication parameters for both the sender and receiver are specified by one process (origin)
- User must impose correct ordering of memory accesses



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Re-cap \rightarrow One-sided communication

Typically, all processes are both, origin and target processes



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Re-cap \rightarrow One-sided communication

One-sided Operations

Three major sets of routines:

- Window creation or allocation
 - Each process in a group of processes (defined by a communicator)
 - defines a chunk of own memory named window,
 - which can be afterwards accessed by all other processes of the group.
- Remote Memory Access (RMA, nonblocking) routines
 - Access to remote windows: put, get, accumulate, …
- Synchronization
 - The RMA routines are nonblocking and
 - must be surrounded by synchronization routines, which guarantee
 - that the RMA is locally and remotely completed
 - and that all necessary cache operation are implicitly done

Shared memory: direct loads and stores instead of MPI_Put/Get

Sequence of One-sided Operations



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Re-cap \rightarrow One-sided communication

Synchronization Calls (1)

- Active target communication
 - communication paradigm similar to message passing model
 - target process participates only in the synchronization
 - fence or post-start-complete-wait

MPI Win fence is like a barrier

- Passive target communication
 - communication paradigm closer to shared memory model н.
 - only the origin process is involved in the communication
 - Iock/unlock



target

sync.

load/store -

origin

sync.

put/get

Programming models - MPI + MPI-3.0 shared memory

How-to

General considerations & uses cases Re-cap: MPI_Comm_split & one-sided communication > How-to Exercise: MPI_Bcast Quiz 1 MPI memory models & synchronization Shared memory problems Advantages & disadvantages, conclusions Quiz 2

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow How-to

MPI shared memory

- Split main communicator into shared memory islands (automatically)
 - MPI_Comm_split_type
- Define a shared memory window on each island
 - MPI_Win_allocate_shared
 - Result (by default): contiguous array, directly accessible by all processes of the island
- Accesses and synchronization
 - This is normal memory: Language-based expressions and assignments
 - MPI_PUT/GET still allowed, but this is not the spirit!
 - Normal MPI one-sided synchronization, e.g., MPI_WIN_FENCE
- Caution:
 - Memory may be already completely pinned to the physical memory of the process with rank 0, i.e., the first touch rule (as in OpenMP) does **not** apply!

(First touch rule: a memory page is pinned to the physical memory of the processor that first writes a byte into the page)

Splitting & shared memory allocation



 $\frac{\text{Rolf Rabenseifner (HLRS)}, \text{ Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)}}{\text{Hybrid Programming - MPI+X} \rightarrow \text{Programming models} \rightarrow \text{MPI + MPI-3.0 shared memory} \rightarrow \text{How-to}}$

Shared-memory allocation in Fortran uses C pointer!

New in MPI-3.0 In all three Fortran support methods

С

float *buf; MPI_Win win; int max_length; max_length = ... /* = array size in elements */; **MPI** Win allocate shared (MPI Aint) (max length*sizeof(float)), sizeof(float), MPI INFO NULL, comm shm, & buf, & win); // the window elements are buf[0] .. buf[max_length-1]

USE mpi f08 Fortran USE, INTRINSIC :: ISO C BINDING INTEGER :: max_length, disp_unit INTEGER(KIND=MPI_ADDRESS_KIND) :: lb, size_of_real REAL, POINTER, ASYNCHRONOUS :: buf(:) TYPE(MPI Win) :: win INTEGER(KIND=MPI ADDRESS_KIND) :: buf_size, target_disp TYPE(C PTR) :: cptr buf max length = ... CALL MPI_Type_get_extent(MPI_REAL, lb, size_of_real) buf_size = max_length * size_of_real disp unit = size of real Translates C pointer CALL **MPI_Win_allocate_shared**(buf_size, disp_unit, MPI_INFO_NULL, comm_shm, cptr_buf, win) CALL C_F_POINTER(cptr_buf, buf, (/max_length/)) to std Fortran pointer buf(0:) => buf ! With this code, one may change the lower bound to 0 (instead of default 1) ! The window elements are buf(0) .. buf(max_length-1) Fortran for Scientific Computing – a course in FutureLearn, a good Intro to Fortran / but without C F POINTER. Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Trailer: https://www.youtube.com/watch?y=l6pEaUttWo8 By Geert Jan Bex et al – have fun with it 🙂

Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow How-to

Within each shared-memory island: essentials



- The allocated shared memory is contiguous across process ranks,
- i.e., the first byte of rank i starts right after the last byte of rank i-1.
- Processes can calculate remote addresses' offsets with local information
- Remote accesses through load/store operations,
 - i.e., without MPI RMA operations (MPI_Get/Put, ...)
- Caution:

Although each process in comm_sm accesses the same physical memory, the virtual start address of the whole array may be different in all processes!

→ linked lists only with offsets in a shared array, but not with binary pointer addresses!

Following slides show only the shared memory accesses, i.e., communication between the SMP nodes is not presented.

Splitting into smaller shared memory islands

• e.g., splitting into NUMA nodes or sockets



 Subsets of shared memory nodes, e.g., one comm_sm on each socket with size_sm cores (requires also sequential ranks in comm_all for each socket!)

MPI_Comm_split_type (comm_all, MPI_COMM_TYPE_SHARED, 0, MPI_INFO_NULL, & comm_sm_large); MPI_Comm_rank (comm_sm_large, & my_rank_sm_large); MPI_Comm_size (comm_sm_large, & size_sm_large); MPI_Comm_split (comm_sm_large, /*color*/ my_rank_sm_large / size_sm, 0, & comm_sm); MPI_Win_allocate_shared (..., comm_sm, ...); Or (size_sm_large /number_of_sockets)

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow How-to

Splitting into smaller shared memory islands

- Most MPI libraries have an non-standardized method to split a communicator into NUMA nodes (e.g., sockets):
 - see also Current support for split types in MPI implementations or MPI based libraries
 - OpenMPI: choose split type as OMPI COMM TYPE NUMA
 - HPE: MPI_Info_create (&info); MPI_Info_set(info, "shmem_topo", "numa"); // or "socket" work with Intel-MPI MPI_Comm_split_type(comm_all, MPI_COMM_TYPE_SHARED, 0, info, &comm_sm);
 - mpich:split_type=MPIX_COMM_TYPE_NEIGHBORHOOD, info_key= "SHMEM_INFO_KEY" and value= "machine", "socket", "package", "numa", "core", "hwthread", "pu", "l1cache", ..., or "l5cache"
- New in MPI-4.0 Two additional standardized split types: May be fixed in MPI-4.1
 - MPI_COMM_TYPE_HW_GUIDED Drawback: no standardized key values
 - MPI COMM TYPE HW UNGUIDED
 - MPI COMM TYPE RESOURCE GUIDED
- and MPI_Get_hw_resource_info(&hw_info) New in MPI-4.1
- See also Exercise 3.

Drawback:

- two splits are needed
 - 1st with MPI COMM TYPE SHARED
 - 2nd with MPI COMM TYPE HW UNGUIDED
- problematic if number of NUMA domains is not identical in all shared memory islands of 1st split

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow How-to

May not

Shared memory access example



Alternative: Non-contiguous shared memory

- Using info key "alloc_shared_noncontig"
- MPI library can put processes' window portions
 - into the local ccNUMA memory domain
 - (internally, e.g., each window portion is one OS shared memory segment)
 - on page boundaries,
 - (internally, e.g., only one OS shared memory segment with some unused padding zones)
- **Pros:** Faster local data accesses especially on ccNUMA nodes
- **Cons:** Higher programming effort for neighbor accesses: MPI_WIN_SHARED_QUERY





Further reading:

Torsten Hoefler, James Dinan, Darius Buntinas, Pavan Balaji, Brian Barrett, Ron Brightwell, William Gropp, Vivek Kale, Rajeev Thakur:

MPI + MPI: a new hybrid approach to parallel programming with MPI plus shared memory.

http://link.springer.com/content/pdf/10.1 007%2Fs00607-013-0324-2.pdf

Juipped Non-contiguous shared memory allocation



Neighbor access through MPI_WIN_SHARED_QUERY

- Each process can retrieve each neighbor's base_ptr with calls to MPI_WIN_SHARED_QUERY
- Example: only pointers to the window memory of the left & right neighbor

If only one process allocates the whole window → to get the base_ptr, all processes call MPI_WIN_SHARED_QUERY

local call

if (my_rank_sm > 0) MPI_Win_shared_query (win_sm, my_rank_sm - 1, &win_size_left, &disp_unit_left, &base_ptr_left);

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow How-to

base_ptr_right

base_ptr_left

Whole shared memory allocation by rank 0 in comm_sm


Caution: On some systems

- the number of shared memory windows, and
- the total size of shared memory windows

may be limited.

- Some OS systems may provide options,
- e.g., at job launch, or
- MPI process start,

to enlarge restricting defaults.

If MPI shared memory support is based on POSIX shared memory:

- Shared memory windows are located in memory-mapped /dev/shm or /run/shm
- Default: 25% or 50% of the physical memory
- Root may change size with: mount -o remount,size=6G /dev/shm
- Maximum of ~2043 windows!

due to default limit of context IDs in mpich

On some systems: No limits.

On a system without virtual memory you have to reserve a chunk of address space when the node is booted (at job script launch).

Thanks to Jeff Hammond and Jed Brown (ANL), Brian W Barrett (SANDIA), and Steffen Weise (TU Freiberg), for input and discussion.

Establish comm_sm and comm_heads-

Goal: in addition to my_rank_orig, each process should be characterized by my_node_rank and my_rank_sm

my_node_rank	0 1 2	comm_headscombining all heads, i.e.,processes withmy_rank_sm==0		
		Sub-communicator for one SMP node: comm_sm		
	my_rank_sm my_rank_sm my_rank_sm	my_rank_sm comm_orig		
Establish a communicator	0 1 8 12 2 3 4 5 6 9 13 14	7 10 11 15 my_rank_orig		
<pre>comm_sm with ranks my_rank_sm on each SMP node</pre>	MPI_Comm_split_type (comm_orig, MPI_COMM_TYPE_SHAR			
MPI_Comm_size (comm_sm, &size_sm); MPI_Comm_rank (comm_sm, &my_rank_sm);				
Due to key=0, the sequence of the my_node_rank is according to the ranks of the head-processes in comm_orig, here 0, 2, 6,7	<pre>if (my_rank_sm==0) { color=0; } else { color=MPI_UNDEFINED; MPI_Comm_split (comm_orig, color, 0, &comm_heads); if (my_rank_sm==0) i.e. comm_heads exists</pre>	Processes with color==MPI_UNDEFINED will not be part of a subcommunicator and comm_heads will be MPI_COMM_NULL.		
	<pre>{ MPI_Comm_size (comm_heads, #_nodes); MPI_Comm_rank (comm_heads, &my_node_rank); }</pre>	Now, all processes within each comm_sm, i.e., within each node, know • my_rank_sm within their comm_sm and its size_sm • num_nodes, i.e., how many nodes exist,		
Bcast from my_rank_sm==0 to all other processes within comm_sm	— MPI_Bcast (#_nodes, 1, MPI_INT, 0, comm_sm); MPI_Bcast (&my_node_rank, 1, MPI_INT, 0, comm_sm); ——	• the my_node_rank of their SMP node although only the heads (i.e., processes with my_rank_sm==0) may communicate through comm_heads		

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory



Questions addressed in this tutorial

Where we are?

- What is the performance impact of system topology?
- How do I map my programming model on the system to my advantage?
 - How do I do the split into MPI+X?
 - Where do my processes/threads run? How do I take control?
 - Where is my data?
 - How can I minimize communication overhead?
- How does hybrid programming help with typical HPC problems?
 - Can it reduce communication overhead?
 - Can it reduce replicated data? _____ MPI-3 shared memory as a real alternative to OpenMP shared memory, especially when OpenMP hard to be used
- How can I leverage multiple accelerators?
 - What are typical challenges?



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → Hands-On #5 – Exercise: MPI_Bcast

- Now illustrated as in the previous slides
- Each ______ represents such a replicated memory R within an island



- Application: We'll store numbers 1, 2, … into the green array by process 0
- And then bcast it to all other shared memory islands
- At the end, each process calculates the sum of all numbers within its shared memory



186/280



See login-slides

1-slide Sol. 187/280

Exercise: MPI_Bcast into shared

Preparation

С

Directories in your personal account:

HY- ^{VSC}/data-rep/C-data-rep:

- data-rep_base.c
- data-rep_exercise.c
- data-rep_base_LRZ _2x16.sh / _4x48.sh (using 2 and 4 nodes)
- data-rep_exercise_VSC _2x16.sh
- data-rep_solution_LRZ_2x16.sh / _4x48_x8.sh (again with 2 and 4 nodes)
- data-rep_exercise_orig.c
- (already together with all solution files)

Fortran HY-^{VSC}/data-rep/F-data-rep:

- data-rep_base_30.f90
- data-rep_exercise_30.f90
- data-rep_.....sh
- data-rep_exercise_orig_30.f90 (only for: diff data-rep_exercise_orig_30.f90 data-rep_exercise_30.f90)
- (already together with all solution files)
- data-rep_base.c / _30.f90 is the original MPI program
- data-rep_exercise.c / _30.f90 is the basis for this shared memory exercise



(only for: diff data-rep exercise orig.c data-rep exercise.c)

(using only 2 nodes during the exercise)

(ditto., see above)

188/280

(Preparation, 10 Minutes)

- 📃 data-rep_base.c / _30.f90 is the original MPI program: 🗋 🖁 🥣 Do NOT edit
 - It copies data from the process rank 0 in MPI_COMM_WORLD to all processes.
 - On all processes it uses the data: in this example, just the sum is calculated.
 - Compile it and run it:
 - module load intel intel-mpi
 - mpiicc -o data-rep_base data-rep_base.c
 - mpiifort -o data-rep_base data-rep_base_30.f90
 - sbatch data-rep_base_VSC_2x16.sh (will use 2 nodes with only 16 processes [on 2 CPUs x 8 cores]

• sq

sinfo | grep idle

- (will use 2 hodes with only 16 processes [of 2 CPOS x 8 cores per node and 4 nodes with all 2x24 = 48 cores per node) (show queue)
- (if you do not have a reservation)
- Output will be written to: slurm-*.out
- Output from only 2 nodes (each with 16 MPI processes):
 - it: 0, rank (world: 31/32): sum(i=0...i=99999999) = 49999999950000000 it: 0, rank (world: 1/32): sum(i=0...i=99999999) = 4999999950000000 it: 0, rank (world: 0/32): sum(i=0...i=99999999) = 4999999950000000
- 1st time step
- output from 3 processes per communicator:
- ranks 0, 1 & last rank

or how you compile and run your application on your system

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → Exercise: MPI_Bcast

- data-rep_exercise.c / _30.f90 is the skeleton for all steps of this exercise
 - Please edit and change it from step to step!
 - Declare variables comm shm, size shm, rank shm (2 lines of code)
 - Split MPI_COMM_WORLD into shared memory island communicators comm_shm (use key == 0) (1 line of code)
 - Query size_shm, rank_shm (2 lines of code)

Step 2a:

• After this splitting: print and stop (3 lines of code, copy print statement from end of your source file)

- Expected output from 2 islands, each with 16 processes:



Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → Exercise: MPI_Bcast

Steps 2b-d:

- Declare needed variables (5 LOC)
 - (2b) *if* (rank_shm == 0) *then* individualShmSize = arrSize *else* individualShmSize = 0 (4 LOC)
 - (2c) MPI_Win_allocate_shared (comm_shm → win & shm_base_ptr (but only if rank_shm== 0)) (1 LOC)
 - (2d) MPI_Win_shared_query (win & rank $0 \rightarrow arr$, i.e., the base pointer on all processes); (1 LOC)
- After this splitting: print and stop (3 lines of code)
- Expected output from 2 islands, each with 16 processes:

rank (world: 0/32, shm: 0/16) arrSize 100000000 arrSize_80000000 shm_buf_ptr = 0x2b1738903000, arr_ptr =0x2b1738903000 ALL finalize and return !!!. rank (world: 16/32, shm: 0/16) arrSize 100000000 arrSize_800200200 /shm_buf_ptr = 0x2b2489dfb000, arr_ptr =0x2b2489dfb000

rank (world: 1/32, shm: 0/16) arrSize 100000000 arrSize_ 800000000 /shm_buf_ptr = 0x2b2489db000, arr_ptr = 0x2b4dcb01, arr_ptr = 0x2b4

After ~20 Minutes:

- compare with solution: data-rep_sol_2d.c / _30.f90

Processes with individualShmSize = 0, do not get a buffer pointer from MPI_Win_allocate_shared

Output from • 1st island

2nd island

Each process within an island has **different virtual addresses** for the **same** shared memory array

Steps 2e-f:

- Declare needed variables (3 LOC)
- (2e) *if* (rank_shm == 0) *then* color=0 *else* color=MPI_UNDEFINED (2 LOC)
- (2f) MPI_Comm_split(MPI_COMM_WORLD, key=0, color → comm_head) → rank_head (8 LOC) and in all processes with color==MPI_UNDEFINED → MPI_COMM_NULL
 Slide on creation

Slide on creating comm_head

- After this splitting: print and stop (3 LOC)
- Expected output from 2 islands, each with 16 processes:

rank (world: 1/32, shm: 1/16, head: -1/-1) ar Size 10000000 arrSize_80000000 shm_buf_ptr = (nil), arr_ptr = 0x2abc98db8000 rank (world: 0/32, shm: 0/16, head: 0/2) arrSize 100000000 arrSize_800000000 shm_buf_ptr = 0x2ab..., arr_ptr = 0x2ab4acc56000 ALL finalize and return !!!.

rank (world: 16/32, shm: 0/16, head: 1/2) arrSize 10000000 arrSize_ 80000000 shm_buf_ptr = 0x2ad..., arr_ptr = 0x2adbc5fe6000 rank (world: 15/32, shm: 15/16, head: -1/-1) arrSize 10000000 arrSize_ 80000000 shm_buf_ptr = (nil), arr_ptr = 0x2af4c52e5000 rank (world: 17/32, shm: 116, head: -1/-1) arrSize 10000000 arrSize_ 80000000 shm_buf_ptr = (nil), arr_ptr = 0x2b702ad9b000 rank (world: 31/32, shm: 15/16, head: -1/-1) arrSize 10000000 arrSize_ 80000000 shm_buf_ptr = (nil), arr_ptr = 0x2b702ad9b000

After ~10 Minutes:

compare with solution: data-rep_sol_2f.c / _30.f90

Online course: please come back to the main room

- ា In case of problems you may also look at the solution slide: 🎦 🖉
- Whole exercise steps 2a-f: 40 Minutes -

Finished earlier? → Go to advanced exercise on next slide

Advanced exercise on a copy of your data-rep_exercise.c / _30.f90: Split your shared memory islands into NUMA domains

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → Exercise: MPI_Bcast

Advanced Exe: Breaking the world into NUMA islands

- Steps 2a-f: We split MPI_COMM_WORLD into ccNNUMA islands, each with 2 CPUs
- Step 2a-f-NUMA:
 - Copy your result or data-rep_sol_2f.c / _30.f90 into data-rep_exercise_NUMA.c / _30.f90
 - For this advanced exercise, switch from Intel-MPI to OpenMPI < Prepared for VSC only</p>
 - module purge
 - module load openmpi
 - mpicc -o data-rep_exercise_openmpi data-rep_exercise_NUMA.c
 - mpifort -o data-rep_exercise_openmpi data-rep_exercise_NUMA_30.f90
 - sbatch data-rep_exercise_VSC_2x16_OpenMPI.sh (or only 1x16 → splitting into the 2 CPUs)
 - Split MPI_COMM_WORLD into NUMA islands → you expect the double amount of comm_shm
 - Use the non-standardized method for OpenMPI
 - Expected result: 4 shared memory islands, each consisting of the MPI processes running on a CPU

it: 0, rank (world: 0/32, shm: 0/8, head: 0/4):	sum(i=0i=99999999) = 499999995000 4 different comm_shm communicators,
it: 0, rank (world: 1/32, shm: 1/8, head: -1/-1):	sum(i=0i=99999999) + 49999999500 each with 8 processes,
it: 0, rank (world: 7/32, shm: 7/8, head: -1/-1):	sum(i=0i=99999999) = 499999999
it: 0, rank (world: 8/32, shm: 0/8, head: 1/4):	sum(i=0i=999999999) = +999999995000
it: 0, rank (world: 9/32, shm: 1/8, head: -1/-1):	sum(i=0)=999999999) = #999999950000000
it: 0, rank (world: 15/32, shm: 7/8, head: -1/-1):	
it: 0, rank (world: 24/32, shm: 0/8, head: 3/4):	sum(i=0i=99999999) = 4999 You may also play with different options in the batch script!
it: 0, rank (world: 16/32, shm: 0/8, head: 2/4):	sum(i=0=999999999) = 4999 E.g., withoutrank-by core, the first CPU will have the
it: 0, rank (world: 25/32, shm: 1/8, head: -1/-1):	sum(1=0=999999999) = 4999 world rapks 0.2.4.6.8.10.12.14 (bold=printed)
it: 0, rank (world: 31/32, shm: 7/8, head: -1/-1):	
it: 0, rank (world: 17/32, shm: 1/8, head: -1/-1):	
it: 0, rank (world: 23/32, shm: 7/8, head: -1/-1):	sum(i=0i=99999999) z to show which processes belong to same comm_shm.

Compare with solution: data-rep_sol_2f_NUMA_OpenMPI.c / _30.f90

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → Exercise: MPI_Bcast

Steps 3-6 (6 lines of code)

- (3-4) Store epoch: we store the replicated data in all shared memories (don't forget MPI_Win_fence() within all comm_shm/win before starting the store epoch for arr)
- (3) Process with rank_world==0 stores numbers into its green arr
- (4) All processes in comm_head **MPI_Bcast()** the data from rank_head==0 to all others
- (5) Local load epoch: each process reads the data and locally calculates the sum (don't forget MPI_Win_fence() within all comm_shm / win before starting the local load epoch)
- (6) **Print** the results
- Expected output from 2 islands:

After ~10 Minutes:

- compare with solution: data-rep_sol_3-6.c / _30.f90
- In case of problems you may also look at the solution slide: https://www.incase.org

Step 7 (6 lines of code)

- (7) Finish the local load epoch \rightarrow MPI_Win_fence() // free the window \rightarrow MPI_Win_free()
- Expected output from 2 islands (same as after Step 6, but now without premature stop):

it: 0, rank (world: 16/32, shm: 0/16, head: 0/2): sum(i=0...i=99999999) = 499999999000000 it: 0, rank (world: 1/32, shm: 1/16, head: -1/-1): sum(i=0...i=99999999) = 4999999950000000 it: 0, rank (world: 17/32, shm: 1/16, head: -1/-1): sum(i=0...i=99999999) = 4999999950000000 it: 0, rank (world: 31/32, shm: 15/16, head: -1/-1): sum(i=0...i=99999999) = 4999999950000000 it: 0, rank (world: 15/32, shm: 15/16, head: -1/-1): sum(i=0...i=99999999) = 4999999950000000 it: 0, rank (world: 15/32, shm: 15/16, head: -1/-1): sum(i=0...i=99999999) = 4999999950000000

- After ~5 Minutes, in the solution directory:
 - compare with solution: data-rep_sol_7.c / _30.f90
 - In case of problems you may also look at the solution slide: look at the
- And add-on: data-rep_solution.c / _30.f90 with additional analysis and output:

The number of shared memory islands is: 2 islands

The size of each shared memory islands is: 48 processes

- Whole exercise steps 3-6 & 7: approx. 20 Minutes
- Q & A & Discussion

For a shared memory window, there is in principle no difference between accesses to local and remote window portions because both can be implemented with local loads and stores.

The rules for MPI_Win_free require that all remote accesses are finished through an RMA synchronization, e.g., MPI Win fence.

Normally, MPI_Win_free contains a barrier, but this barrier may be removed for optimization purposes in some use-cases.

Therefore, it is highly recommended to add this call to MPI_Win_fence.

Quiz on Shared Memory

- A. Before you call MPI_Win_allocate_shared, what should you do?
- B. If your communicator within your shared memory island consists of 12 MPI processes, and each process wants to get an own window portion with 10 doubles (each 8 bytes),
 - a. which window size must you specify in MPI_Win_allocate_shared?
 - b. And how long is the totally allocated shared memory?
 - c. The returned base_ptr, will it be identical on all 12 processes?
 - d. If all 12 processes want to have a pointer that points to the beginning of the totally allocated shared memory, which MPI procedure should you use and with which major argument?
 - e. If you do this, do these 12 pointers have identical values, i.e., are identical addresses?
- C. Which is the major method to store data from one process into the shared memory window portion of another process?



Programming models - MPI + MPI-3.0 shared memory

MPI Memory Models & Synchronization

General considerations & uses cases Re-cap: MPI_Comm_split & one-sided communication How-to Exercise: MPI_Bcast Quiz 1 > MPI memory models & synchronization Shared memory problems Advantages & disadvantages, conclusions Quiz 2

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → MPI memory models & synchronization

How to achieve even lower latencies

A key feature for strong scaling?

Outlook

- Use of MPI shared memory without (slow) MPI one-sided synchronization methods (e.g., win_fence)
- To do this, use memory variables for synchronization together with memory fences (C++11 or MPI based)

Alternative:

Fast MPI point-to-point sync together with memory fences

Two memory models

- Query for new attribute to allow applications to tune for cache-coherent architectures
 - put.acc aet Attribute MPI WIN MODEL with values MPI WIN SEPARATE model public copy а. -synchronization MPI_WIN_UNIFIED model on cache-coherent systems Process private copy Shared memory windows always use the MPI WIN UNIFIED model store load put,acc qet Public and private copies are eventually synchronized without additional RMA synchronization calls Process private/public copy (MPI-3.1/MPI-4.0, Section 11/12.4, page 435/592 lines 43-46/42-45) For synchronization without delay: MPI WIN SYNC() н. load store

(MPI-3.1/-4.0 Section 11/12.7: "Advice to users. In the unified memory model..." in U5 on page 456/613f, and Section 11/12.8, Example 11/12.21 on pages 468f/626f)

or any other RMA synchronization:

"A consistent view can be created in the unified memory model (see Section 11.4) by utilizing the window synchronization functions (see Section 11.5) or explicitly completing outstanding store accesses (e.g., by calling MPI_WIN_FLUSH)."

(MPI-3.1/-4.0, MPI_Win_allocate_shared, page 408/560, lines 43-47/22-26)

Figures: Courtesy of Torsten Hoefler

199/280

"eventually synchronized" – the problem

The problem with shared memory programming using libraries is:

X is a variable in a shared window initialized with 0.



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow MPI memory models & synchronization

"eventually synchronized" – the Solution

• A pair of local memory fences is needed:

X is a variable in a shared window initialized with 0.



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow MPI memory models & synchronization

"eventually synchronized" – Last Question

- How to make the local memory fence ?
- C++11 atomic_thread_fence(order)
 - Advantage: one can choose appropriate order = memory_order_release, or ..._acquire to achieve minimal latencies
- MPI_Win_sync
 - Advantage: works also for Fortran



- Disadvantage: may be slower than C11 atomic_thread_fence with appropriate order
- Using RMA synchronization with integrated local memory fence 5 sync methods, instead of MPI_Send → MPI_Recv
 5 sync methods, see next slide
 - Advantage:
 - May prevent double fences
 - Disadvantage: The synchronization itself may be slower



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → MPI memory models & synchronization

General MPI shared memory synchronization rules

(based on MPI-3.1/4.0, MPI_Win_allocate_shared, page 408/560, lines 43-47/22-26: "A consistent view ...")



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → MPI memory models & synchronization

"Any-process-sync" & MPI_Win_sync on shared memory



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow MPI memory models & synchronization

Halo communication benchmarking

Goal:

See HLRS online courses <u>http://www.hlrs.de/training/self-study-materials</u> \rightarrow Practical \rightarrow MPI.tar.gz \rightarrow subdirectory MPI/course/C/1sided/

- Learn about the communication latency and bandwidth on your system
- Method:
 - cp MPI/course/C/1sided/halo* .
 - On a shared or distributed memory, run and compare:

- Make a diff from one version to the next version of the source code
- Compare latency and bandwidth
- halo_irecv_send.c] Example 1 halo isend recv.c Different communication methods halo neighbor alltoall.c halo_1sided_put.c — Example 2 halo_1sided_put_alloc_mem.c Different memory allocation methods halo_1sided_put_win_alloc.c And run and compare on a shared memory only: Example 3 halo_1sided_store_win_alloc_shared.c halo_1sided_store_win_alloc_shared_query.c (with alloc_shared_noncontig) halo_1sided_store_win_alloc_shared_pscw.c Different communication methods Example 4 halo_1sided_store_win_alloc_shared_othersync.c halo 1sided store win alloc shared signal.c Example 5

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → MPI + MPI-3.0 shared memory → MPI Memory Models & Synchronization

MPI communication inside of SMP nodes: Benchmark results on a Cray XE6 – 1-dim ring communication on 1 node with 32 cores



On Cray XE6 Hermit at HLRS with aprun -n 32 -d 1 -ss, best values out of 6 repetitions, modules PrgEnv-cray/4.1.40 and cray-mpich2/6.2.1

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow MPI memory models & synchronization

Programming models - MPI + MPI-3.0 shared memory

Shared memory problems

General considerations & uses cases Re-cap: MPI_Comm_split & one-sided communication How-to Exercise: MPI_Bcast Quiz 1 MPI memory models & synchronization **> Shared memory problems** Advantages & disadvantages, conclusions Quiz 2

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Shared memory problems

Shared memory problems (1/2)

Race conditions

- as with OpenMP or any other shared memory programming models
- Data-Race: Two processes access the same shared variable and at least one process modifies the variable and the accesses are concurrent, i.e. unsynchronized, i.e., it is not defined which access is first
- The outcome of a program depends on the detailed timing of the accesses
- This is often caused by unintended access to the same variable, or missing memory fences

Shared memory problems (2/2)

Cache-line false-sharing

- As with OpenMP or any other shared memory programming models
- The cache-line is the smallest entity usually accessible in memory



- Several processes are accessing shared data through the same cache-line.
- This cache-line has to be moved between these processes (cache coherence protocol).
- This is very time-consuming.

Programming models - MPI + MPI-3.0 shared memory

Advantages & disadvantages, conclusions

General considerations & uses cases Re-cap: MPI_Comm_split & one-sided communication How-to Exercise: MPI_Bcast Quiz 1 MPI memory models & synchronization Shared memory problems > Advantages & disadvantages, conclusions Quiz 2

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Conclusions

Questions addressed in this tutorial

- What is the performance impact of system topology?
- How do I map my programming model on the system to my advantage?
 - How do I do the split into MPI+X?
 - Where do my processes/threads run? How do I take control?
 - Where is my data?
 - How can I minimize communication overhead?
- How does hybrid programming help with typical HPC problems?
 - Can it reduce communication overhead?
 - Can it reduce replicated data? MPI-3 shared memory as a real alternative to OpenMP shared memory, especially when OpenMP hard to be used
- How can I leverage multiple accelerators?
 - What are typical challenges?

Where we are?

Fastest accesses between MPI processes on a shared memory

MPI+MPI-3.0 shared mem: Main advantages

- A new method for reducing memory consumption for replicated data
 - To allow only one replication per shared-memory island
- Interesting method for direct access to neighbor data (without halos!)
- A new method for communicating between MPI processes within each shared-memory node
- On some platforms significantly better bandwidth than with send/recv
- Library calls need not be "thread safe" because we do not have threads

MPI+MPI-3.0 shared mem: Main challenges

- Synchronization is defined, but still under discussion:
 - The meaning of the assertions for shared memory is still undefined as of MPI 4.0
- Similar problems as with all shared memory (e.g., pthreads, OpenMP,...)
 - Race conditions, false sharing, memory fences
- Does not reduce the number of MPI processes

MPI+MPI-3.0 shared mem: Conclusions

- Add-on feature for pure MPI communication
- Opportunity for reducing communication within shared-memory nodes
- Opportunity for reducing memory consumption (halos & replicated data)

Further reading on shared memory synchronization

- Wikipedia: Memory barrier. <u>https://en.wikipedia.org/wiki/Memory_barrier</u>
- Wikipedia: Runtime memory ordering
 <u>https://en.wikipedia.org/wiki/Memory_ordering#Runtime_memory_ordering</u>
 (and courtesy to Dave Goodell):
- Paul E. McKenney (ed.).
- Is Parallel Programming Hard, And, If So, What Can You Do About It? First Edition, Linux Technology Center, IBM Beaverton, March 10, 2014. https://kernel.org/pub/linux/kernel/people/paulmck/perfbook/perfbook-e1.pdf

On compiler optimization problems (courtesy to Bill Gropp):

- Hans-J. Boehm. Threads Cannot be Implemented as a Library. HP Laboratories Palo Alto, report HPL-2004-2092004, 2004. <u>https://www.hpl.hp.com/techreports/2004/HPL-2004-209.pdf</u>
- Sarita V. Adve, Hans-J. Boehm: You don't know Jack About Shared Variables or Memory Models. <u>https://queue.acm.org/detail.cfm?id=2088916</u>

Quiz on Shared Memory Model & Synchronization

- A. Which MPI memory model applies to MPI shared memory? MPI_WIN_SEPARATE or MPI_WIN_UNIFIED ?
- B. "Public and private copies are ? synchronized without additional RMA calls."



C. Which process-to-process synchronization methods can be used that, e.g., a store to a shared memory variable gets visible to another process (within the processes of the shared memory window)?

D. That such a store gets visible in another process after the synchronization is named here as "*write-read-rule*". Which other rules are implied by such synchronizations and what do they mean?

E. How can you define a **race-condition** and which problems arise from **cache-line false-sharing**?

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Quiz #2



Programming models - Optimized node-to-node communication

(for pure MPI & hybrid MPI+X with several MPI processes per node)

General considerations	slide <u>217</u>
The topology problem	<u>218</u>
The topology problem: How-to / Virtual Toplogies	<u>223</u>
Rank renumbering for optimization	
The Topology Problem: Unstructured Grids	
Quiz	<u>266</u>
Real world examples	<u>267</u>
Scalability	<u>269</u>
Advantages & disadvantages, conclusions	<u>271</u>

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node communication
Optimized node-to-node communication

When can/should we optimize the node-to-node communication?

If you have

- several MPI processes on each (ccNUMA) node of the cluster, e.g.
 - with pure MPI programming, or
 - with hybrid MPI + OpenMP, but still several MPI processes per node, which is common,
- and your MPI communication is expensive
 - due to hardware and power costs, and/or
 - due to human costs for waiting too long for the simulation results

then you can reduce your MPI communication costs

- by minimizing your node-to-node communication
- through an optimized mapping of your communication pattern to your hardware topology,
- i.e., by using optimized locations for your MPI processes on your cluster hardware topology (automatically on the nodes of a given batch job)

Programming models Optimized node-to-node communication (for pure MPI & hybrid MPI+X with several MPI processes per node)

The Topology Problem

General considerations

> The topology problem

The topology problem: How-to / Virtual Toplogies Rank renumbering for optimization The Topology Problem: Unstructured Grids Quiz Real world examples Scalability Advantages & disadvantages, conclusions

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem

Re-numbering on a cluster of SMPs (cores / CPUs / nodes)

Example:

- 2-dim 6000 x 8080 data mesh points
- To be parallelized on 48 cores
- Minimal communication
 - Subdomains as quadratic as possible
 - → minimal circumference
 - minimal halo communication
 - virtual 2-dim process grid: 6 x 8 with 1000 x 1010 mesh points/core
- Hardware example: 48 cores:
 - 4 compute nodes



- each node with 2 CPUs
- each CPU with 6 cores

				_
1			[]]	1
L_1	 	L_1	L_;	

- How to locate the MPI processes on the hardware?
 - Using sequential ranks in MPI_COMM_WORLD
 - Optimized placement
 - → See next slides and example code



Indexes as in a math matrix, first index is vertical (i.e., not horizontal as in a x,y-diagram)



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem

Ring benchmark result 🗋

219/280

Hierarchical Cartesian Domain Decomposition



Rolf Rabenseifner (HLRS), Georg Hager (NH

Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem

Levels of communication & data access

- Three levels:
 - Between the SMP nodes н.
 - Between the sockets inside of shared-memory node н.
 - Between the cores of a socket н.
- On all levels, the communication time should be minimized:
 - With 3-dimensional sub-domains: .
 - They should be as cubic as possible = minimal surface = minimal communication

data communicated to the

"as cubic as possible" may be qualified

due to different communication bandwidth in each direction caused by sending (fast) non-strided or (slow) strided data

or accessed between the cores inside of a node





Levels of communication & data access

- Major goal: minimize inter-node communication time
 Minimize sum of all outer subdomain surfaces
 Whole node subdomain shape as cubic¹⁾ as possible
- Secondary goal: minimize intra-node communication time
 Minimize sum of all inner subdomain surfaces
 Inner subdomain shape as cubic¹⁾ as possible

Next slides: MPI facilities to map topology to ranks in a communicator \rightarrow Virtual Topologies

> ¹⁾ See the note on communication bandwidth on the previous slide. The amount of data to be communicated in each direction should be divided by the expected communication bandwidth.

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem



Programming models - Optimized node-to-node communication

(for pure MPI & hybrid MPI+X with several MPI processes per node)

How to \rightarrow MPI Virtual Topologies

General considerations The topology problem

> The topology problem: How-to / Virtual Toplogies

Rank renumbering for optimization

The Topology Problem: Unstructured Grids

Quiz

Real world examples

Scalability

Advantages & disadvantages, conclusions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies Acknowledgement: Virtual topology course slides are based on the MPI-1 course of EPCC.

223/280

Domain decomposition example



- process coordinates: handled with virtual Cartesian topologies
- array decomposition: handled by the application program directly

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow How-to: Virtual MPI topologies

224/280

Virtual Topologies

- Convenient process naming.
- Naming scheme to fit the communication pattern.
- Simplifies writing of code.
- Can allow MPI to optimize communications.

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies

How to use a Virtual Topology

- Creating a topology produces a new communicator.
- MPI provides mapping functions:
 - to compute process ranks, based on the topology naming scheme,
 - and vice versa.



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow How-to: Virtual MPI topologies

Topology Types

- Cartesian Topologies
 - each process is *connected* to its neighbor in a virtual grid,
 - boundaries can be cyclic, or not,
 - processes are identified by Cartesian coordinates,
 - of course, communication between any two processes is still allowed.
- Graph Topologies
 - general graphs,
 - two interfaces:
 - MPI_GRAPH_CREATE (since MPI-1)
 - MPI_DIST_GRAPH_CREATE_ADJACENT & MPI_DIST_GRAPH_CREATE (new scalable interface since MPI-2.2)
 - not covered here.

 $\begin{array}{c} \begin{pmatrix} 2 \\ (0,2) \\ (1,2) \\ (2,2) \\ (2,2) \\ (2,2) \\ (3,2) \\ (3,2) \\ (3,2) \\ (3,1) \\ (0,1) \\ (0,1) \\ (1,1) \\ (2,1) \\ (2,1) \\ (3,1) \\ (3,1) \\ (3,1) \\ (0,0) \\ (0,0) \\ (1,0) \\ (2,0) \\ (3,0) \\ ($

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies

227/280

Creating a Cartesian Virtual Topology

C/C++) int MPI_Cart_create(MPI_Comm comm_old, int ndims, int *dims, int *periods, int reorder, MPI Comm *comm cart) Fortran MPI_CART_CREATE(comm_old, ndims, dims, periods, reorder, *comm_cart*, *ierror*) mpi_f08: TYPE(MPI Comm) :: comm old, comm cart INTEGER :: ndims, dims(*) LOGICAL :: periods(*), reorder INTEGER, OPTIONAL :: ierror comm_old = MPI_COMM_WORLD 11 (2,2)(3,2)(1,2)ndims = 2dims = (4, periods = (1,(in C) 10 (2,1)**periods = (.true., .false.)** (in Fortran) reorder = see next slide 9 (2,0) (0,0) (1,0)(3,0) e.g., size==12 factorized with MPI Dims create(), see later the slide "Typical usage of MPI Cart create & MPI Dims create"

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies



• This reordering can allow MPI to optimize communications.

Typical use of MPI_Dims_create & MPI_Cart_create

#define ndims 3

int i, nnodes, world_myrank, cart_myrank, dims[ndims], periods[ndims], my_coords[ndims]; MPI_Comm comm_cart; MPI_Init(NULL,NULL); MPI_Comm_size(MPI_COMM_WORLD, &numprocs); MPI_Comm_rank(MPI_COMM_WORLD, &world_myrank); for (i=0; i<ndims; i++) { dims[i]=0; periods[i]=...; } MPI_Dims_create(numprocs, ndims, dims); // computes factorization of numprocs MPI_Cart_create(MPI_COMM_WORLD, ndims, dims, periods,1, &comm_cart); MPI_Comm_rank(comm_cart, &cart_myrank); MPI_Cart_coords(comm_cart, cart_myrank, ndims, my_coords, ierror)

From now on: • all communication should be based on comm_cart & cart_myrank & my_cords • one can setup the sub-domains & read in the application data



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies



Cartesian Mapping Functions



Cartesian Mapping Functions



A process' own coordinates



Each process gets its OWN coordinates with (example in Fortran) call MPI_Comm_rank(comm_cart, my_rank, ierror) call MPI_Cart_coords(comm_cart, my_rank, maxdims, my_coords, ierror)

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies

Ranks of neighboring processes

C/C++ int MPI_Cart_shift(MPI_C	int MPI_Cart_shift(MPI_Comm comm_cart, int direction, int disp, int * <i>rank_source</i> , int * <i>rank_dest</i>)			
Fortran MPI_CART_SHIFT(comm_cart, direction, disp, rank_source, rank_dest, ierror)				
mpi_f08: TYPE(MPI_Comm) INTEGER INTEGER, OPTIONAL	:: comm_cart :: direction, disp, rank_source, rank_dest :: ierror			

- Returns MPI_PROC_NULL if there is no neighbor.
- MPI_PROC_NULL can be used as source or destination rank in each communication
 Then, this communication will be a no-operation!

MPI_Cart_shift – example



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies



- Cut a virtual process grid up into slices.
- A new communicator is produced for each slice.
- Each slice can then perform its own collective communications.



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies



Ranks and Cartesian process coordinates in comm_slice ٠ (2) (0) (0,2) (1,2) (2,2) (3,2) 10 (0) (0,1)(2,1 (3,1) (1,1)(0) (0,0) (2,0) (1,0) 3/0 CALL MPI_Cart_sub(comm_cart, remain_dims, comm_slice, ierror) Each process gets only (true, false) its own sub-communicator

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies

Sparse Collective Operations on Process Topologies

- Sparse neighbor communication New in MPI-3.0 within MPI process topologies (Cartesian and (distributed) graph):

 - MPI_(I)NEIGHBOR_ALLTOALL (V,W)
 MPI_(I)NEIGHBOR_ALLGATHER (V)
 = perfect scalable !?
- If the topology is the full graph, then neighbor routine is identical to full collective communication routine
 - Exception: s/rdispls in MPI_NEIGHBOR_ALLTOALLW are MPI_Aint
- Allows for optimized communication scheduling and scalable resource binding
- Cartesian topology:
 - Sequence of buffer segments is communicated with:
 - direction=0 source, direction=0 dest, direction=1 source, direction=1 dest, …
 - Defined only for disp=1 (direction, source, dest and disp are defined as in MPI_CART_SHIFT)
 - If a source or dest rank is MPI PROC NULL then the buffer location is still there but the content is not touched.

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow How-to: Virtual MPI topologies

Periodic MPI_NEIGHBOR_ALLTOALL in direction *d* with 4 processes

Clarified in MPI-4.0



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies



After MPI_NEIGHBOR_ALLTOALL on a Cartesian communicator returned, the content of the recvbuf is as if the following code is executed:

```
MPI_Cartdim_get(comm, &ndims);
for( /*direction*/ d = 0; d < ndims; d++) {
    MPI_Cart_shift(comm, /*direction*/ d, /*disp*/ 1, &rank_source, &rank_dest);
    MPI_Sendrecv(sendbuf[d*2+0], sendcount, sendtype, rank_source, /*sendtag*/ d*2,
        recvbuf[d*2+1], recvcount, recvtype, rank_dest, /*recvtag*/ d*2,
        comm, &status); /* 1st communication in direction of displacment -1 */
    MPI_Sendrecv(sendbuf[d*2+1], sendcount, sendtype, rank_dest, /*sendtag*/ d*2+1,
        recvbuf[d*2+0], recvcount, recvtype, rank_dest, /*sendtag*/ d*2+1,
        recvbuf[d*2+0], recvcount, recvtype, rank_source, /*recvtag*/ d*2+1,
        comm, &status); /* 2nd communication in direction of displacment +1 */
}
```

The tags are chosen to guarantee that both communications (i.e., in negative and positive direction) cannot be mixed up, even if the MPI_SENDRECV is substituted by nonblocking communication and the MPI_ISEND and MPI_IRECV calls are started in any sequence.

skipped

As if ...





<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → How-to: Virtual MPI topologies



recvbuf[2*d+1]

any direction

Programming models Optimized node-to-node communication (for pure MPI & hybrid MPI+X with several MPI processes per node)

Rank renumbering for optimization

General considerations The topology problem The topology problem: How-to / Virtual Toplogies **> Rank renumbering for optimization** The Topology Problem: Unstructured Grids Quiz Real world examples Scalability Advantages & disadvantages, conclusions

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Rank renumbering for optimization

Rank renumbering for optimization

When is it not needed?

- With + intra-node
- \rightarrow Hybrid MPI+OpenMP with 1, 2, or 3 MPI processes per shared-memory node
- When is it not helpful?
 - Dynamic load balancing that changes the process-to-process communication pattern (typically only with graph topologies)

When do we need it?

- Organization win with >= 4 MPI processes per shared-memory node
- Example with 6 or 8 MPI processes per shared-memory node:
 - Sequential: 6x1x1, 8x1x1, or 32x1x1 topology $\rightarrow 26$, 34, or up to **130** inter-node neighbors in MPI_COMM_WORLD
 - Renumbered: 3x2x1, 2x2x2, or 4x4x2 topology $\rightarrow 22$, 24, or up to **64** inter-node neighbors in the Cartesian topol.
- How can we implement it?
 → MPI virtual topologies

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Rank renumbering for optimization

Rank renumbering for optimization – problems

- 1. All MPI libraries provide the necessary interfaces $\ensuremath{\mathfrak{O}}\e$
- 2. The existing MPI-4.1 interfaces are not optimal:
 - Application topology awareness: application-specific data mesh sizes or direction-dependent communication requirements are not accounted for → next slide
 - Hardware topology awareness: the factorization of the number of processes into several dimensions cannot leverage hardware topology information → next slide
- 3. The application must be prepared for rank renumbering
 - Ideally, data distribution happens after renumbering (see slide <a>[]



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Rank renumbering for optimization

The existing MPI-4.0 interfaces are not optimal: examples

Application topology awareness

- 2-D example with 12 MPI processes and data mesh size 1800x580
 - MPI_Dims_create \rightarrow 4x3





• data mesh aware \rightarrow 6x2 processes

- Hardware topology awareness
 - 2-D example with 25 nodes x 24 cores and data mesh size 3000x3000
 - MPI_Dims_create → 25 x 24
- Hardware aware \rightarrow 30 x 20 = (5 nodes x 6 cores) X (5 nodes x 4 cores)



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Rank renumbering for optimization

Goals of MPI_Dims_create + MPI_Cart_create

- Given: comm_old (e.g., MPI_COMM_WORLD), ndims (e.g., 3 dimensions)
- Provide
 - a factorization of #processes (of comm_old) into the dimensions dims[i]_{i=1..ndims}
 - a Cartesian communicator comm_cart
 - an optimized reordering of the ranks in comm_old into the ranks of comm_cart to minimize the Cartesian communication time, e.g., of
 - MPI_Neighbor_alltoall
 - Equivalent communication pattern implemented with
 - MPI_Sendrecv
 - Nonblocking MPI point-to-point communication

The limits of MPI_Dims_create + MPI_Cart_create

- Not application topology aware
 - MPI_Dims_create can only map evenly balanced Cartesian topologies
 - Factorization of 48,000 processes into 20 x 40 x 60 processes (e.g. for a mesh with 200 x 400 x 600 mesh points)
 → no chance with current interface
- Only partially hardware topology aware
 - MPI_Dims_create without comm arg. → not hardware aware
 - An application mesh with 3000x3000 mesh points on 25 nodes x 24 cores (=600 MPI processes)
 - Answer from MPI_Dims_create:
 - 25 x 24 MPI processes
 - Mapped by most libraries to 25 x 1 nodes with 120 x 3000 mesh points per node
 - too much node-to-node communication

Major problems:

- •No weights, no info
- •Two separated interfaces for two common tasks:
- Factorization of #processes
- Mapping of the processes to the hardware

Goals of Cartesian MPI_Dims+Cart_create

- Remark: On a hierarchical hardware,
 - optimized factorization and reordering typically means minimal node-to-node communication,
 - which typically means that the communicating surfaces of the data on each node is as quadratic as possible (or the subdomain as cubic as possible)
- The current API, i.e.,
 - due to the missing weights
 - and the non-hardware aware MPI_Dims_create,

does not allow such an optimized factorization & reordering in many cases.

The new interface – proposed for MPI-4.1

	MPI_Dims	create v	veiahted (
	/*IN*/	int	nnodes,	input for application- topology-awareness		
	/*IN*/	int	ndims,			
	/*IN*/	int	dim_weights[ndin			
	/*IN*/	int	periods[ndims], /*	for future use in combination with	info */	
	/*IN*/	MPI_Info	info, /* for future use, curre	ntly MPI_INFO_NULL */		
	/*INOUT*/	int	dims[ndims]);			
 Arguments have same meaning as in MPI_Dims_create 						
	 Goal (in absence of an info argument): 					

- dims[i]•dim_weights[i] should be as close as possible,
- i.e., the ∑_{i=0..(ndims-1)} dims[i]•dim_weights[i] as small as possible (advice to implementors)

A new courtesy function: Weighted factorization

250/280

The new interface – proposed for MPI-4.1, continued

•	MPI_Cart_			input for hardware-awareness	
	/*IN*/ /*IN*/ /*IN*/ /*IN*/	int	comm_old, ndims, dim_weights periods[ndim	and application-topology- awareness [ndims], /*or MPI_UNWEIGHTED*/ IS],	The new hardware- & application- topology- aware
	/*IN*/ <i>/*INOUT*/</i> /*OUT*/	int	dims[ndims], *comm_cart		interface

Arguments: see existing MPI_Dims_create & MPI_Cart_create / dim_weights[ndims] → next slide

- Goals: Choose an ndims-dimensional factorization of #processes of comm_old (→ dims)
 - and an appropriate reordering of the ranks (\rightarrow comm_cart),

such that the execution time of a communication step along the virtual process grid is minimal (e.g., with MPI_NEIGHBOR_ALLTOALL, MPI_SENDRECV, or nonblockuing MPI_ISEND/IRECV)

How to specify the dim_weights?

- Given: comm_old (e.g., MPI_COMM_WORLD), ndims (e.g., 3 dimensions)
- This means, the domain decomposition has not yet taken place!
- Goals for dim_weights and the API at all:
 - Easy to understand
 - Easy to calculate
 - Relevant for typical Cartesian communication patterns (MPI_Neighbor_alltoall or similar)
 - Rules fit to usual design criteria of MPI
 - E.g., reusing MPI_UNWEIGHTED → integer array
 - Can be enhanced by vendors for their platforms → additional info argument for further specification
 - To provide also the less optimal two stage interface (in addition to the combined routine)
The dim_weights[*i*], example with 3 dimensions



The arguments dim_weights[*i*] *i* =0::(ndims-1), abbreviated with w_i , should be specified as the accumulated message size (in bytes) communicated in one communication step through each cutting plane orthogonal to dimension d_i and in each of the two directions.¹

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Rank renumbering for optimization

¹⁾ If the communication bandwidth is different in each direction *i*, then w_i should be divided by the expected communication bandwidth. 253/280

The dim_weights[i], example with 3 dimensions, continued



Example for the calculation of the accumulated communication size $w_{i,i=0.2}$ in each dimension. Given:

- g_i The data mesh sizes $g_{i,i=0.2}$ express the three dimensions of the total application data mesh.
- *h_i* The value *h_i* represents the halo width in a given direction when the 2-dimensional side of a subdomain is communicated to the neighbor process in that direction.

Output from MPI_Cart/Dims_create_weighted: The dimensions $d_{i,i=0..2}$

Important:

The definition of the dim_weights

 (= w_i in this figure)
 is independent of the total number of processes and its factorization into the dimensions
 (= d_i in this figure)

• Result¹⁾ was

$$w_i = h_i \frac{\prod_j g_j}{g_i}$$

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Rank renumbering for optimization

¹⁾ If the communication bandwidth is different in each direction *i*, then w_i should be divided by the expected communication bandwidth. 254/280

The new interfaces – a real implementation

Substitute for / enhancement to existing MPI-1

- MPI_Dims_create (size_of_comm_old, ndims, dims[ndims]);
- MPI_Cart_create (comm_old, ndims, dims[ndims], periods, reorder, *comm_cart);

New: (in MPI/tasks/C/Ch9/MPIX/)

MPIX_Cart_weighted_create (

/*IN*/	MPI_Comm	comm_old	l,
/*IN*/	int	ndims,	
/*IN*/	double	dim_weights[ndims], /*or MPIX_WEIGHTS_EQUAL*/	
/*IN*/	int	periods[ndims],	
/*IN*/	MPI_Info	info,	/* for future use, currently MPI_INFO_NULL */
/*INOUT*/	int	dims[ndims],	
/*OUT*/	MPI_Comm	*comm_ca	art);

MPIX_Dims_weighted_create (int nnodes, int ndims, double dim_weights[ndims], /*OUT*/ int dims[ndims]);

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Rank renumbering for optimization

Further Interfaces

- We proposed the algorithm in
 - Christoph Niethammer and Rolf Rabenseifner. 2018.
 Topology aware Cartesian grid mapping with MPI. EuroMPI 2018.
 - https://eurompi2018.bsc.es/ → Program → Poster Session → Abstract+Poster
 - <u>https://fs.hlrs.de/projects/par/mpi/EuroMPI2018-Cartesian/</u> All info + slides + software
 - <u>http://www.hlrs.de/training/self-study-materials</u>
 → Practical → MPI31.tar.gz → MPI/tasks/C/eurompi18/
 - More details, see this talk+slides "Hybrid Programming in HPC MPI+X"
- Full paper:
 - Christoph Niethammer, Rolf Rabenseifner:



An MPI interface for application and hardware aware cartesian topology optimization. EuroMPI 2019.

Proceedings 26th European MPI Users' Group Meeting, Sep. 2019, article No. 6, p. 1-8, https://doi.org/10.1145/3343211.3343217

- MPIX_Dims_weighted_create() is based on the ideas in:
 - Jesper Larsson Träff and Felix Donatus Lübbe. 2015. Specification Guideline Violations by MPI Dims Create.
 In Proceedings of the 22nd European MPI Users' Group Meeting (EuroMPI '15). ACM, New York, NY, USA, Article 19, 2 pages.
- Another approach using the existing MPI_Cart_create() interface:
 - W. D. Gropp, Using Node [and Socket] Information to Implement MPI Cartesian Topologies, Parallel Computing, 2019. And Proceedings of the 25th European MPI User' Group Meeting, EuroMPI'18, ACM, New York, NY, USA, 2018, pp. 18:1-18:9. <u>doi:10.1145/3236367.3236377</u>. Slides: <u>http://wgropp.cs.illinois.edu/bib/talks/tdata/2018/nodecart-final.pdf</u>

Remarks

kipped

- The portable MPIX routines internally use MPI_Comm_split_type(..., MPI_COMM_TYPE_SHARED, ...) to split comm_old into ccNUMA nodes,
- plus (may be) additionally splitting into NUMA domains.
- With using hyperthreads, it may be helpful to apply sequential ranking to the hyperthreads,
 - i.e., in MPI_COMM_WORLD, ranks 0+1 should be
 - the first two hyperthreads
 - of the first core
 - of the first CPU
 - of the first ccNUMA node
- Especially with weights w_i based on $\frac{G}{a_i}$, it is important
 - that the data of the mesh points is not read in based on (old) ranks in MPI_COMM_WORLD,
 - because the domain decomposition must be done based on comm_cart and its dimensions and (new) ranks

Questions addressed in this tutorial

Where we are?

- What is the performance impact of system topology? Communication time Memory access time
 - How do I map my programming model on the system to my advantage?
 - How do I do the split into MPI+X?
 - Where do my processes/threads run? How do I take control?
 - Where is my data?
 - How can I minimize communication overhead? — Through rank reordering
- How does hybrid programming help with typical HPC problems?

 - Can it reduce replicated data?
- How can I leverage multiple accelerators?
 - What are typical challenges?

Can it reduce communication overhead? _____ rank reordering may still help if ≥ 4 MPI processes per SMP node

Typical use of MPIX_Cart_weighted_create

```
#define ndims 3
int i, nnodes, world myrank, cart myrank, dims[ndims], periods[ndims], my coords[ndims];
int global array dim[ndims], halo width[ndims], local array dim[ndims], local array size=1;
double dim weights[ndims], global array size=1.0;
MPI Comm comm cart;
MPI Init(NULL,NULL);
MPI Comm size (MPI COMM WORLD, &numprocs);
MPI Comm rank (MPI COMM WORLD, &world myrank);
for (i=0; i<ndims; i++) {</pre>
  dims[i]=0; periods[i]=...;
  global array dim[i]=...; halo width[i]=...;
                                                                                 Weights: w_i = h_i \frac{\prod_j g_j}{q_i}
  global array size = global array size * (double) (global array dim[i]);
for (i=0; i<ndims; i++)</pre>
  dim weights[i] = (double) (halo width[i]) * global array size / (double) (global array dim[i]);
MPIX Cart weighted create (MPI COMM WORLD, ndims, dim weights, dims, periods, MPI INFO NULL, dims, & comm cart);
MPI Comm rank (comm cart, &cart myrank);
MPI Cart coords (comm cart, cart * myrank, ndims, my coords, ierror)
                                                                       From now on:
for (i=0; i<ndims; i++) {</pre>
                                                                       all communication should be based
  local array dim[i] = global array dim[i] / dims[i];
                                                                         on comm_cart & cart_myrank & my_cords
  local array size = local array size * local array dim[i];
                                                                       one can setup the sub-domains
                                                                         & read in the application data
local data array = malloc(sizeof(...) * local array size);
```

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Rank renumbering for optimization

Virtual Cartesian MPI topologies – summary

- Relevant for modern clusters comprising multicore nodes
- Optimizes only the communication –

If communication is irrelevant (in €) → don't care about reordering (observe cost/benefit)

- The new (and weighted) optimizing routines are easy to use for Cartesian problems
- Be aware that the MPI_Cart_..._create routines of course with reorder=true renumber the communicator

Programming models Optimized node-to-node communication (for pure MPI & hybrid MPI+X with several MPI processes per node)

The Topology Problem: Unstructured Grids

General considerations The topology problem

The topology problem: How-to / Virtual Toplogies Rank renumbering for optimization

> The Topology Problem: Unstructured Grids Quiz

Real world examples

Scalability

Advantages & disadvantages, conclusions

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem – unstructured grids

Virtual MPI Topologies – unstructured grids

- See paper from Torsten Höfler and references in Bill Gropp's paper:
 - T. Hoefler and M. Snir. 2011. Generic Topology Mapping Strategies for Large-scale Parallel Architectures. In *Proceedings of the 2011 ACM International Conference on Supercomputing (ICS'11)*. ACM, 75–85.
 - Bill Gropp. 2018. Using Node Information to Implement MPI Cartesian Topologies. In Proceedings of the 25nd European MPI Users' Group Meeting (EuroMPI '18), September 23–26, 2018, Barcelona, Spain. ACM, New York, NY, USA, 9 pages.
- Many MPI libraries still do not optimize the graph topologies ...
 - a (not too complicated) alternative is shown on next slides
- Additional application problem: your application may read data in before creating the virtual graph topology
 - The re-numbering of the processes may require that you
 - send such data from each rank i in old_comm to the process with rank i in the graph_comm
 How-to →
 Image: (recommended)
 - or need to re-read such data from file system (not recommended)

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem – unstructured grids

Hierarchical DD for unstructured grids

- Single-level DD (finest level)
 - Analysis of the communication pattern in a first run (with only a few iterations)
 - Optimized rank mapping to the hardware before production run
 - E.g., with CrayPAT + CrayApprentice (not verified by us authors)
- Multi-level DD:
 - Top-down: Several levels of (Par)Metis
 → unbalanced communication



- Bottom-up: Low level DD
 - + higher level recombination
 - \rightarrow based on DD of the grid of subdomains

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem – unstructured grids

Unstructured Grid / Data Mesh

- Mesh partitioning with special load balancing libraries Result of mesh partitioning: Sort out all mesh elements Metis (George Karypis, University of Minnesota) / ParMetis (internally parallel version of Metis) into sub-domains http://glaros.dtc.umn.edu/gkhome/views/metis/metis.html • Scotch & PT-Scotch (Francois Pellegrini, LaBRI, France) https://www.labri.fr/perso/pelegrin/scotch/ Alternative partitioning via space-filling curves, e.g., https://hal.science/hal-01969026/document¹⁾ Each sub-domain https://doi.org/10.1109/IPDPSW.2012.207 2) is stored on one https://doi.org/10.1016/j.future.2004.05.018³⁾ **MPI** process Goals: Same work load in each sub-domain ¹⁾ Ricard Borrell. Juan Carlos García Caias, Daniel Mira, Ahmed Taha, Minimizing the maximal number of Seid Koric, et al.. Parallel mesh partitioning based on space filling neighbor-connections between sub-domains curves. Computers and Fluids, 2018, 173, pp.264-272. Minimizing the total number of . ff10.1016/j.compfluid.2018.01.040ff. ffhal-01969026f neighbor sub-domains of each sub-domain D. F. Harlacher, H. Klimach, S. Roller, C. Siebert and F. Wolf, "Dynamic Load Balancing for Unstructured Meshes on Space-Filling Curves," 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD The weighted communication graph of the virtual process grid Forum, Shanghai, China, 2012, pp. 1661-1669, doi: 10.1109/IPDPSW.2012.207. can be used as input for MPI_Dist_graph_create(_adjacent)
 - ³⁾ Stefan Schamberger, Jens-Michael Wierum, Partitioning finite element meshes using space-filling curves, Future Generation Computer Systems, Volume 21, Issue 5, 2005, Pages 759-766, ISSN 0167-739X, https://doi.org/10.1016/j.future.2004.05.018.

 Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)
 https://doi.org/10.1

 Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem – unstructured grids
 nustructured grids

Unstructured Grid / Data Mesh

Multi-level Domain Decomposition through Recombination



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Topology problem – unstructured grids

Quiz on Virtual topologies

- A. Which types of MPI topologies for virtual process grids exist?
- B. And for which use cases?



C. Where are limits for using virtual topologies, i.e., which use cases do not really fit?

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem → Quiz #3



Programming models Optimized node-to-node communication (for pure MPI & hybrid MPI+X with several MPI processes per node)

Real world examples

General considerations The topology problem The topology problem: How-to / Virtual Toplogies Rank renumbering for optimization The Topology Problem: Unstructured Grids Quiz > Real world examples

Scalability

Advantages & disadvantages, conclusions

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem – unstructured grids

Real world examples



Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien)

Programming models - Optimized node-to-node communication

(for pure MPI & hybrid MPI+X with several MPI processes per node)

Scalability

General considerations The topology problem The topology problem: How-to / Virtual Toplogies Rank renumbering for optimization The Topology Problem: Unstructured Grids Quiz Real world examples **> Scalability** Advantages & disadvantages, conclusions

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Scalability

To overcome MPI scaling problems

- MPI has a few scaling problems with more than 10,000 MPI processes
 - MPI_Alltoall* is not scalable with longer messages —
 - Irregular Collectives: MPI_....v, e.g. MPI_Gatherv
 - Scaling applications should not use MPI_....v routines
 - MPI Graph topology (MPI_Graph_create)
 - > Use scalable interface MPI_Dist_graph_create_adjacent
 - Creation of many disjoint sub-communicators
 - > Creation possible in a single call to MPI_Comm_split or MPI_Comm_create
 - MPI internal memory consumption for, e.g.,
 - > Internal data structures for large communicators
 - Internal communication buffers
 - ... see also P. Balaji, et al.: MPI on a Million Processors.

P. Balaji, D. Buntinas, D. Goodell, W. Gropp, T. Hoefler, S. Kumar, E. Lusk, R. Thakur, and J. L. Traff: MPI on Millions of Cores. Parallel Processing Letters, 21(01):45-60, 2011. Originally, Proceedings EuroPVM/MPI 2009.

Hybrid programming reduces all these problems (due to a smaller number of processes)

Protocol switches are implementation dependent

Current implementations consider this

Programming models Optimized node-to-node communication (for pure MPI & hybrid MPI+X with several MPI processes per node)

Advantages & disadvantages, conclusions

General considerations The topology problem The topology problem: How-to / Virtual Toplogies Rank renumbering for optimization The Topology Problem: Unstructured Grids Quiz Real world examples Scalability

> Advantages & disadvantages, conclusions

<u>Rolf Rabenseifner (HLRS)</u>, <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow Optimized node-to-node comm. \rightarrow Conclusions

Pure MPI communication: Main advantages

- Simplest programming model
- Library calls need not to be thread-safe
- The hardware is typically prepared for many MPI processes per SMP node
- Only minor problems if pinning is not applied
- No first-touch problems as with OpenMP (in hybrid MPI+OpenMP)

Pure MPI communication: Main disadvantages

- Unnecessary communication
- Too much memory consumption for
 - halo data for communication between MPI processes on same SMP node
 - other replicated data on same SMP node
 - MPI buffers due to the higher number of MPI processes
- Additional programming costs for minimizing node-to-node communication,
 - i.e., for optimizing the communication topology,
 - e.g., implementing the multi-level domain-decomposition
- No efficient use of hardware-threads (hyper-threads)

Optimized node-to-node communication: Conclusions

- Recommended when communication costs are significantly too high.
- Minimize node-to-node communication through optimized rank renumbering
- Feasible if communication pattern is persistent throughout entire runtime

Conclusions

Major advantages of hybrid MPI+OpenMP

In principle, none of the programming models perfectly fits to clusters of SMP nodes

Major advantages of MPI+OpenMP:

- Only one level of sub-domain "surface-optimization":
 - SMP nodes, or
 - Sockets or NUMA domains
- Second level of parallelization
 - Application may scale to more cores
- Smaller number of MPI processes implies:
 - Reduced size of MPI internal buffer space
 - Reduced space for replicated user-data

Most important arguments on many-core systems

Major advantages of hybrid MPI+OpenMP, continued

Reduced communication overhead

- No intra-node communication
- Longer messages between nodes and fewer parallel links may imply better bandwidth
- "Cheap" load-balancing methods on OpenMP level
 - Application developer can split the load-balancing issues between coursegrained MPI and fine-grained OpenMP

Disadvantages of MPI+OpenMP

- Using OpenMP
 - \rightarrow may prohibit compiler optimization
 - \rightarrow may cause significant loss of computational performance
- Thread fork / join overhead
- On ccNUMA SMP nodes:
 - Loss of performance due to missing memory page locality or missing first touch strategy
 - E.g., with the MASTERONLY scheme:
 - One thread produces data
 - Master thread sends the data with MPI
 - \rightarrow data may be internally communicated from one NUMA domain to the other one
- Amdahl's law for each level of parallelism
- Using MPI-parallel application libraries? → Are they prepared for hybrid?
- Using thread-local application libraries? → Are they thread-safe?

MPI+3.0 shared memory

- Pro: Thread-safety is not needed for libraries.
- Con: No work-sharing support as with OpenMP directives.
- Pro: Replicated data can be reduced to one copy per node: May be helpful to save memory, if pure MPI scales in time, but not in memory
- Substituting intra-node communication by shared memory loads or stores has only limited benefit (and only on some systems), especially if the communication time is dominated by inter-node communication
- Con: No reduction of MPI ranks
 → no reduction of MPI internal buffer space
- Con: Virtual addresses of a shared memory window may be different in each MPI process
 → no binary pointers
 - \rightarrow i.e., linked lists must be stored with offsets rather than pointers

Lessons for pure MPI and ccNUMA-aware hybrid MPI+OpenMP

- MPI processes on an SMP node should form a cube and not a long chain
 - Reduces inter-node communication volume
- For structured or Cartesian grids:
 - Adequate renumbering of MPI ranks and process coordinates
- For unstructured grids:
 - Two levels of domain decomposition
 - First fine-grained on the core-level
 - Recombining cores to SMP-nodes

Acknowledgements

- We want to thank
 - Gabriele Jost, Supersmith, Maximum Performance Software, USA
 - Co-author of several slides and previous tutorials
 - Irene Reichl, VSC, TU Wien, Vienna, Austria
 - Co-author of the date-rep exercise
 - Gerhard Wellein, RRZE
 - Alice Koniges, NERSC, LBNL
 - Rainer Keller, HLRS and ORNL
 - Jim Cownie, Intel
 - SCALASCA/KOJAK project at JSC, Research Center Jülich
 - HPCMO Program and the Engineer Research and Development Center Major Shared Resource Center, Vicksburg, MS
 - Steffen Weise, TU Freiberg
 - Vincent C. Betro et al., NICS access to beacon with Intel Xeon Phi
 - Christoph Niethammer, HLRS
 - Jesper Träff, TU Wien, Faculty of Informatics
 - Bill Gropp, National Center for Supercomputing Applications, University of Illinois Urbana-Champaign

Conclusions

- Future hardware will be more complicated
 - Heterogeneous \rightarrow GPU, FPGA, ...
 - Node-level ccNUMA is here to stay, but will only be one of your problems
 - · · · · · ·
- High-end programming → more complex → many pitfalls
- Medium number of cores → more simple (#cores / SMP-node still grows)
- MPI + OpenMP → workhorse on large systems
 - Major pros: reduced memory needs and second level of parallelism
- MPI + MPI shared memory → only for special cases and medium #processes
- Pure MPI communication → still viable if it does the job
- OpenMP only → on large ccNUMA nodes (almost gone in HPC)
- Optimized node-to-node communication can help when communication costs are too high
 Thank you for your interest

Q & A Please fill out the feedback sheet – Thank you

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Conclusions

Appendix

Abstract Authors Solutions

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Appendix

Abstract

MPI+X – Introduction to Hybrid Programming in HPC

Tutorial (Content levels: 0:00h [=0%] Beginners, 1:30h [=10%] Intermediate, 13:30h [=90%] Advanced)

Authors: Claudia Blaas-Schenner, VSC Research Center, TU Wien, Vienna, Austria Georg Hager, Erlangen Regional Computing Center (RRZE), University of Erlangen, Germany Rolf Rabenseifner, High Performance Computing Center (HLRS), University of Stuttgart, Germany

Abstract: Most HPC systems are clusters of shared memory nodes. To use such systems efficiently both memory consumption and communication time has to be optimized. Therefore, hybrid programming may combine the distributed memory parallelization on the node interconnect (e.g., with MPI) with the shared memory parallelization inside of each node (e.g., with OpenMP or MPI-3.0 shared memory). This course analyzes the strengths and weaknesses of several parallel programming models on clusters of SMP nodes. Multi-socket-multi-core systems in highly parallel environments are given special consideration. MPI-3.0 has introduced a new shared memory programming interface, which can be combined with inter-node MPI communication. It can be used for direct neighbor accesses similar to OpenMP or for direct halo copies, and enables new hybrid programming models. These models are compared with various hybrid MPI+OpenMP approaches and pure MPI. Numerous case studies and micro-benchmarks demonstrate the performance-related aspects of hybrid programming.

Hands-on sessions are included on all days. Tools for hybrid programming such as thread/process placement support and performance analysis are presented in a "how-to" section. This course provides scientific training in Computational Science and, in addition, the scientific exchange of the participants among themselves.

URL: 2022-HY-VSC-Dec https://vsc.ac.at/training/2022/HY-VSC-Dec

2022-HY-LRZ http://www.hlrs.de/training/2022/HY-LRZ

http://vsc.ac.at/training/2022/HY-VSC 2022-HY-VSC

http://vsc.ac.at/training/2021/HY-VSC 2021-HY-VSC

http://vsc.ac.at/training/2020/HY-VSC 2020-HY-VSC

2020-HY-S http://www.hlrs.de/training/2020/HY-S

https://www.lrz.de/services/compute/courses/archive/2019/2019-01-28 https://www.lrz.de/services/compute/courses/archive/course 2019-HY-G

ISC 2017 https://www.isc-hpc.com/agenda2017/sessiondetails23ac.html?t=session&o=510

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Appendix \rightarrow Abstract

Claudia Blaas-Schenner



Claudia Blaas-Schenner holds a diploma (1992) and PhD (1996) in Technical Physics from TU Wien (Vienna, Austria). As a postdoc and later as a research fellow she continued to work in computational materials science, both at TU Wien and at the University of Vienna, with research stays at TU Dresden (Germany) and at the Academy of Sciences of the Czech Republic in Prague (Czech Republic). In 2014 she joined the VSC Research Center at TU Wien (Vienna, Austria), where she is responsible for developing a training and education program in HPC. She develops the curriculum of the training courses and teaches mainly parallel programming with MPI and OpenMP as well as hybrid programming techniques MPI+X. In addition, she is involved in performance optimization of user codes. Claudia is an active member of the MPI Forum, which is the standardization body for the Message Passing Interface (MPI; <u>https://www.mpi-forum.org</u>), and is acting as a chapter committee chair for "MPI Terms and Conventions", which is essential for the MPI standard as a whole (<u>https://www.mpi-forum.org/mpi-41</u>). For PRACE-6IP she is the project manager at TU Wien, leads the recently established PRACE Training Center (PTC) at the VSC Research Center of TU Wien, and acts as the Management Board representative of Austria in PRACE-6IP.

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), <u>Claudia Blaas-Schenner</u> (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Appendix \rightarrow CVs of the authors

Georg Hager



Georg Hager holds a PhD and a Habilitation degree in Computational Physics from the University of Greifswald. He leads the Training & Support Division at Erlangen National High Performance Computing Center (NHR@FAU) and is an associate lecturer at the Institute of Physics at the University of Greifswald. Recent research includes architecture-specific optimization strategies for current microprocessors, performance engineering of scientific codes on chip and system levels, and the analytic modeling of structure formation in large-scale parallel codes. Georg Hager has authored and co-authored more than 100 peerreviewed publications and was instrumental in developing and refining the Execution-Cache-Memory (ECM) performance model and energy consumption models for multicore processors. In 2018, he won the "ISC Gauss Award" (together with Johannes Hofmann and Dietmar Fey) for a paper on accurate analytic performance and power modeling. He received the "2011 Informatics Europe Curriculum Best Practices Award" (together with Jan Treibig and Gerhard Wellein) for outstanding contributions to teaching in computer science. His textbook "Introduction to High Performance Computing for Scientists and Engineers" is recommended or required reading in many HPC-related lectures and courses worldwide. Together with colleagues from FAU, HLRS Stuttgart, and TU Wien he develops and conducts successful international tutorials on node-level performance engineering and hybrid programming. A full list of publications, talks, and other things he is interested in can be found in his blog: https://blogs.fau.de/hager.

Rolf Rabenseifner (HLRS), <u>Georg Hager (NHR@FAU)</u>, Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Appendix \rightarrow CVs of the authors

Rolf Rabenseifner



Rolf Rabenseifner studied mathematics and physics at the University of Stuttgart. Since 1984, he is working at the High-Performance Computing-Center Stuttgart (HLRS). He led the projects DFN-RPC, a remote procedure call tool, and MPI-GLUE, the first metacomputing MPI combining different vendors' MPIs without losing the full MPI interface. In his dissertation he developed a controlled logical clock as global time for trace-based profiling of parallel and distributed applications. Since 1996, he is a member of the MPI-2 Forum and he was responsible for the MPI-2.1 version of the standard. Since Dec. 2007, he was in the steering committee of the MPI-3 Forum, until the completion of MPI-4.1 in Nov. 2023. From January to April 1999, he was an invited researcher at the Center for High-Performance Computing at the TU Dresden. He was involved in MPI profiling and benchmarking, e.g., in the HPC Challenge Benchmark Suite. In recent projects, he studied parallel I/O, parallel programming models for clusters of SMP nodes, and optimization of MPI collective routines. In workshops and summer schools he teaches parallel programming models at many universities and labs in Germany, and also in Austria and Switzerland. In January 2012, the Gauss Centre of Supercomputing (GCS), with HLRS, LRZ in Garching and the Jülich Supercomputing Center as members, was selected as one of six PRACE Advanced Training Centers (PATCs). Rolf Rabenseifner was appointed as the GCS' PATC director.

Solutions of MPI shared memory exercise: datarep

- Solution files:
 - data-rep_sol_2a.c
 - data-rep_sol_2d.c
 - data-rep_sol_2f.c
 - data-rep_sol_3-6.c
 - data-rep_sol_7.c
 - data-rep_solution.c
- Quiz solution


The following slides show a step-by-step solving of this exercise



data-rep_base.c

```
#include <stdlib.h>
#include <stdio.h>
#include <mpi.h>
typedef long arrType ;
#define arrDataType MPI LONG /* !!!!! C A U T I O N : MPI Type must fit to arrType
                                                                                                !!!!! */
static const int arrSize=16*1.6E7 ;
int main (int argc, char *argv[])
  int it ;
  int rank world, size world;
  arrType *arr ;
  int i;
                                       During the exercise steps, you may add additional declarations
  long long sum ;
/* ===> 1 <=== */
                                                   In each process, allocating an array for the replicated
 MPI Init(&argc, &argv);
                                                   TODO: Allocating only once per shared memory node!
                                                          This will be done in 3 steps: 2a, 2b-d, 2e-f
  MPI Comm rank (MPI COMM WORLD, &rank world);
  MPI Comm size (MPI COMM WORLD, & size world);
/* ===> 2 <=== */
    arr = (arrType *) malloc(arrSize * sizeof(arrType));
    if (arr == NULL)
        printf("arr NOT allocated, not enough memory\n");
        MPI Abort (MPI COMM WORLD, 0);
```



<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Appendix \rightarrow Solutions \rightarrow datarep

back









Fortran

data-rep sol 2d f90.c

```
! INTEGER*8, DIMENSION(:), ALLOCATABLE :: arr
 INTEGER*8, DIMENSION(:), POINTER :: arr
/* ===> 1 <=== */
TYPE(MPI Win) :: win
 INTEGER :: individualShmSize
 TYPE(C PTR) :: arr ptr, shm buf ptr
 INTEGER (KIND=MPI ADDRESS KIND) :: arrDataTypeSize, lb, ShmByteSize
! /* output MPI Win shared query */
 INTEGER (kind=MPI ADDRESS KIND) :: arrSize
 INTEGER :: disp unit
/* ===> 2 <=== */
 ! instead of: ALLOCATE(arr(1:arrSize))
 IF ( rank shm == 0 ) THEN
   individualShmSize = arrSize
 ELSE
                                                                     providing the shared memory as a whole
    individualShmSize = 0
  ENDIF
 CALL MPI Type get extent(arrDataType, lb, arrDataTypeSize)
 ShmByteSize = individualShmSize * arrDataTypeSize
 disp unit = arrDataTypeSize
 CALL MPI Win allocate shared (ShmByteSize, disp unit, MPI INFO NULL, comm shm, shm buf ptr, win )
 ! /* shm buf ptr is not used because it is only available in process rank shm==0 */
 CALL MPI Win shared query (win, 0, arrSize , disp unit, arr ptr ) —
                                                                                       providing the four pointers
 CALL C F POINTER(arr ptr, arr, (/arrSize/)) -
 ! TEST: To minimize the output, we print only from 3 process per SMP node
 IF ( (rank shm == 0) .OR. (rank shm == 1) .OR. (rank shm == size shm - 1) ) THEN
   WRITE(*,*) 'rank( world=',rank world,' shm=',rank shm,')',' arrSize=',arrSize,' arrSize =',arrSize
 ENDIF
 IF (rank world == 0) WRITE(*,*) 'ALL finalize and return!!!!'; CALL MPI Finalize(); STOP
```



data-rep_sol_2f.c

```
int color ;
 MPI Comm comm head;
 int size head, rank head;
/* ===> 2 <=== */
 /* Create communicator including all the rank shm = 0
                                                                  */
 /* with the MPI Comm split: in color 0 all the rank shm = 0 ,
  * all other ranks are color = 1
                                                                      */
  color=MPI UNDEFINED ;
  if (rank shm==0) color = 0 ;
 MPI Comm split(MPI COMM WORLD, color, /*key=*/ 0, &comm head);
  rank head = -1; // only used in the print statements to differentiate unused rank==-1 from used rank==0
  if (comm head != MPI COMM NULL ) // if (color == 0 ) // rank is element of comm head, i.e., it is head of one of
the islands in comm shm
  ł
    MPI Comm size(comm head, &size head);
    MPI Comm rank (comm head, &rank head);
  3
 /*TEST*/ // To minimize the output, we print only from 3 process per SMP node
 /*TEST*/ if ( rank shm == 0 || rank shm == 1 || rank shm == size shm - 1 )
     printf("\t\trank (world: %i/%i, shm: %i/%i, head: %i/%i) arrSize %i arrSize %i shm buf ptr = %p, arr ptr = %p \n",
rank world, size world, rank shm, size shm, rank head, size head, arrSize, (int) (arrSize ), shm buf ptr, arr);
 /*TEST*/ if(rank world==0) printf("ALL finalize and return !!!.\n"); MPI Finalize(); return 0;...
```



```
data-rep sol 3-6.C (on this slide steps 3-4)
 /* ===> 3 <=== */
 for( it = 0; it < 3; it++)
 /* only rank world=0 initializes the array arr
 /* all rank shm=0 start the write epoch: writing arr to their shm */
  MPI Win fence (/*workaround: no assertions:*/0, win);
  if (rank world == 0) /* from those rank shm=0 processes, only rank world==0 fills arr */
    for( i = 0; i < arrSize; i \neq
     \{ arr[i] = i + it; \}
/* ===> 4 <=== */
 /* Instead of all processes in MPI COMM WORLD, now only the heads of the
  * shared memory islands communicate (using comm head).
  * Since we used key=0 in both MPI Comm split(...), process rank world = 0
  * - is also rank 0 in comm head
  * - and rank 0 in comm shm in the color it belongs to.
                                                                                        */
  if( comm head != MPI COMM NULL ) // if( color == 0 )
    MPI Bcast(arr, arrSize, arrDataType, 0, comm head);
     /* with this Bcast, all other rank shm=0 processes write the data into their arr */
```



 $\frac{\text{Rolf Rabenseifner (HLRS)}}{\text{Hybrid Programming - MPI+X} \rightarrow \text{Appendix} \rightarrow \text{Solutions} \rightarrow \text{datarep}}$



```
data-rep sol 7.c
/* ===> 7 <=== */
 MPI Win fence (/*workaround: no assertions:*/ 0, win);
                   // free destroys the shm. fence to guarantee that read epoch has been finished
 MPI Win free(&win);
                                  Trick:
data-rep solution.c
                                  Calculate the minimum through
                                  calculating the maximum for the negative values
/* ===> 2 <=== */
// ADD ON: calculates the minimum and maximum size of size shm
  int mm[2], minmax[2]; mm[0] = \frac{1}{2}size shm ; mm[\frac{1}{2}] = size shm ;
  if ( comm head != MPI COMM NULL )
   MPI Reduce ( mm, minmax, 2, MPI INT, MPI MAX, 0, comm head) ;
  if ( rank world == 0 )
    printf("\n\tThe number of shared memory islands is: %i islands \n", size head );
    if (\min \{0\} + \min \{1\} == 0)
    printf("\tThe size of all shared memory islands is: %i processes\n", -minmax[0]);
    else
    printf("\tThe size of the shared memory islands is between min = \$i and max = \$i processes n,
                                                                   -minmax[0], minmax[1]);
// End of ADD ON. Note that the following algorithm does not require same sizes of the shared memory islands
/* ===> 3 <=== */
```

 $\frac{\text{Rolf Rabenseifner (HLRS)}}{\text{Hybrid Programming - MPI+X} \rightarrow \text{Appendix} \rightarrow \text{Solutions} \rightarrow \text{datarep}}$



Quiz on Shared Memory

- A. Before you call MPI_Win_allocate_shared, what should you do?
 MPI_Comm_split_type(comm_old, MPI_COMM_TYPE_SHARED, ..., &comm_sm) will guarantee that comm_sm contains only processes of the same shared memory island.
- B. If your communicator within your shared memory island consists of 12 MPI processes, and each process wants to get an own window portion with 10 doubles (each 8 bytes),
 - a. which window size must you specify in MPI_Win_allocate_shared?

10 * 8 = 80 bytes

- And how long is the totally allocated shared memory?
 80 * 12 = 960 bytes
- c. The returned base_ptr, will it be identical on all 12 processes?
 No, within each process, the base_ptr points to its own portion of the totally allocated shared mem.
- If all 12 processes want to have a pointer that points to the beginning of the totally allocated shared memory, which MPI procedure should you use and with which major argument?
 MPI Win shared query with rank = 0
- e. If you do this, do these 12 pointers have identical values, i.e., are identical addresses?
 No, they point to the same physical address, but each MPI process may use different virtual addresses for this.
- C. Which is the major method to store data from one process into the shared memory window portion of another process?

Normal assignments (with C/C++ or Fortran) to the correct location, i.e., **no** calls to MPI_Put/Get.

<u>Rolf Rabenseifner (HLRS)</u>, Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) Hybrid Programming – MPI+X \rightarrow Programming models \rightarrow MPI + MPI-3.0 shared memory \rightarrow Quiz #1 solution

back

Quiz on Shared Memory Model & Synchronization

- A. Which MPI memory model applies to MPI shared memory? MPI_WIN_SEPARATE or MPI_WIN_UNIFIED?
- B. "Public and private copies are **eventually** synchronized without additional RMA calls."



- C. Which process-to-process synchronization methods can be used that, e.g., a store to a shared memory variable gets visible to another process (within the processes of the shared memory window)?
 - Any MPI one-sided synchronization (e.g., MPI_Win_fence, ..._post/start, ..., ..._lock/unlock)
 - Any (MPI) synchronization together with a pair of MPI_Win_sync
 - Any (MPI) synchronization together with a pair of C++11 atomic_thread_fence(order)
- D. That such a store gets visible in another process after the synchronization is named here as "*write-read-rule*". Which other rules are implied by such synchronizations and what do they mean?
 - **Read-write-rule**: a load (=read) in one process before the synchronization cannot be affected by a store (=write) in another process after the synchronization.
 - Write-write-rule: a store (=write) in one process before the synchronization cannot overwrite a store (=write) in another process after the synchronization.
- E. How can you define a race-condition and which problems arise from cache-line false-sharing?
 - Two processes access the same shared variable and at least one process modifies the variable and the accesses are concurrent.
 - Significant performance problems if two or more processes often access different portions of the same cache-line.



Virtual Topologies – data transfer after renumbering

- Additional application problem: your application may read data in before creating the virtual graph (or Cartesian) topology
 - Your result of the domain decomposition may be the sub-domains H
 - in MPI processes in comm_old with old ranks 0..5 (before reordering).
 - Corresponding virtual communication grid is input for the
 - creation of the graph (or Cartesian) topology → reordered graph ranks 0..5.
 - Re-numbering the processes may (only once) require sending the data
 - of each sub-domain i from the
 - process with rank i in old_comm
 - to the process with rank i in the graph_comm





The green communication edges can have faster network support.

red: data in each process before creating the reordered virtual topology
 # green: neighboring subdomains (edges-input with red ranks; shown after reorder)
 MPI_Comm_rank(old_comm, &my_old_rank); MPI_Comm_group(old_comm, &old_grp);
 MPI_Comm_rank(graph_comm,&my_graph_rank); MPI_Comm_group(graph_comm,&graph_grp);
 MPI_Group_translate_ranks(old_grp,1,&my_graph_rank,graph_grp, &src);
 MPI_Sendrecv(red_sub_d,...,my_old_rank,tag, blue_sub_d,...,src,tag,graph_comm,...);
 # blue: reordered ranks of the virtual topology and data
 orjust MPI_ANY_SOURCE,

Rolf Rabenseifner (HLRS), Georg Hager (NHR@FAU), Claudia Blaas-Schenner (VSC, TU Wien) i.e., without the grey group routines Hybrid Programming – MPI+X → Programming models → Optimized node-to-node comm. → Topology problem – unstructured grids

301

Quiz on Virtual topologies

- A. Which types of MPI topologies for virtual process grids exist?
- B. And for which use cases?

1. Cartesian topologies

- For Cartesian data meshes with identical compute time per mesh element
- For any Cartesian process grid with identical compute time per process and numerical epoch, and its communication mainly on the virtual Cartesian grid between the processes
- 2. Distributed graph topologies and graph topologies
 - For applications with unstructured grids
- C. Where are limits for using virtual topologies, i.e., which use cases do not really fit?
 - Applications with mesh refinements, dynamic load balancing and diffusion of mesh elements to other processes
 - \rightarrow all cases with changing virtual process grids over time;
 - Communication pattern not known in advance.

