



## **Hardware Performance Monitoring**

Basics and Case-Study for upper triangular matrix vector multiplication

Thomas Gruber, NHR@FAU



#### Questions?

- If you see a code, can you imagine how the hardware behaves during execution?
- Are there hidden operations that can harm performance?
- Where can we get real performance values from?
- Does my code hit a bottleneck?


# Agenda

- Hardware performance monitoring (HPM)
  - What is it?
  - Why is it used?
  - How does it work?
  - What can be measured?
- HPM Tools
- LIKWID
- Use-case analysis using HPM
  - Dense Triangular Matrix-Vector-Multiplication
  - Dense Quadratic Matrix-Vector-Multiplication

## Hardware performance monitoring (HPM) - What is it?


- First introduction in DEC Alpha 21064 (1992)
- In x86 systems since Intel Pentium (1994)
- Almost all architectures released after 1994

- Hardware logic with filtering
- Developed by CPU vendors for validation
- No extra work done by processing unit



(Source: Intel.com)

## Hardware performance monitoring (HPM) - What is it?



#### Differentiation: hardware and application performance monitoring

#### **Application Monitoring:**


- Application insight
- Fine grained
- In-application measurements defer work → Overhead
- May create huge amount of data

#### Hardware monitoring:

- Only hardware insight, relation to executed code almost impossible
- Coarse measurements (fine grained only with instrumentation)
- (Almost) no overhead
- Limited amount of measurement facilities restrict data generation

#### Hardware performance monitoring (HPM) - What can be measured?

#### HPM units are scattered over the complete chip




Units may consist of:

- 0-X fixed purpose counter registers
- 1-Y general purpose config & counters registers
- Global control register
- Overflow status & reset register(s)
- Filter register(s)
- Special feature register(s)

Intel IvyBridge EP (Source: Intel.com)

#### Hardware performance monitoring (HPM) - How does it work?

#### Bitmap of a control register (Arch version 3)




- APIC interrupts when counter overflows (unusable in user-space)
- Pin control for overflow handling: global register or via APIC interrupt

(Source: Intel.com)

#### Hardware performance monitoring (HPM) - How does it work?

#### Bitmap of a unit control register:



Global overflow registers (signal & reset) use same bit offsets

(Source: Intel.com)

#### Hardware performance monitoring (HPM) - How does it work?

#### Counter setup (\*):

- Stop counting globally
  - If NA: Stop whole PMU
    - If NA: Stop counter
- Write event+opts to config register
- Reset counter register
  - If used: Start counter
  - If used: Start whole PMU
- Start counting globally

#### Read counter value (\*):

- If required:
  - Stop globally
  - OR whole PMU
  - OR only specific counter
- Read counter value
- If used:
  - Start globally
  - OR whole PMU
  - OR only specific counter

(\*) Simplified, there might be intermediate steps required

#### Hardware performance monitoring (HPM) - What can be measured?

- Intel Pentium provided 42 events, current Icelake SP offers 3032 events
- Events for:
  - Cache/memory traffic (loads, stores, RFO, ...)
  - Special instructions (divide, floating-point ops, ...)
  - CISC -> RISC -> CISC translation
  - Branch prediction, resource stalls, ...
  - In seperate units: memory traffic, intersocket traffic, PCI traffic, ...
  - Energy consumption, temperature (not really HPM)
- Understand how a code/algorithm uses the hardware
- Find bottlenecks, real data volume (Loads + Stores + RFOs)
   (RFOs/write-allocates not visible from the application's perspective)


#### Hardware performance monitoring (HPM) - Tools

- HPM on x86 accessible through MSRs, PCI and MMIO devices
  - Different on each micro-architecture
- Low level tools:
  - msr-tools
  - perf\_event (>= Linux 2.6.35)
- Medium level tools (on top of perf\_event):
  - PAPI
  - Intel VTune
- High level tools (on top of PAPI):
  - Score-P (Collaboration of german universities)
  - TAU (University Oregon), HPCToolkit (Rice University), OpenSpeedshop, ...

LIKWID, perf

#### LIKWID - Overview

- Project started in 2009
- Developed by HPC group at the FAU ( me )
  - Tool suite for performance analysis:
    - System topology information
    - Process/Thread pinning
    - Hardware performance monitoring & energy measurements
    - Microbenchmarking in assembly
- LIKWID tries to measure anything running on a CPU in user-space!
- LIKWID does not require any special kernel module, only default interfaces



## LIKWID – Affinity domains

- Topology gathering creates affinity domains
  - C\*: LLC domain (All hardware threads attached to LLC segment)
  - S\*: Socket domain (All hardware threads of a socket)
  - D\*: CPU die domain (All hardware threads of a CPU die)
  - M\*: NUMA domain (All hardware threads of a NUMA domain)
  - N: Node domain (All hardware threads)
- At CPU selection choose one of each domain to be leader
- Why affinity domains? Used for pinning threads!
  - Physical without domain: 0,1,2,3 or 4-8 or 0,2-3
  - Logical in domain: S0:0-3 or M0:0,4,6,2
  - Combine selections with @ (S0:0@S1:0)

Check likwid-pin for more information about the syntax

## likwid-perfctr

```
$ likwid-perfctr -q L2 -C S1:0-3 ./a.out
CPU name: Intel(R) Xeon(R) CPU E5-2695 v3 @ 2.30GHz [...]
<><< PROGRAM OUTPUT >>>>
                                   Always
                                   measured for
                                   Intel CPUs
Group 1: L2
         Event
                         Counter | Core 14
                                                Core 15 | Core 16 | Core 17
    INSTR RETIRED ANY
                                                             1854182290
                          FIXC0
                                   1298031144 I
                                                1965945005 I
                                                                          1862521357
  CPU CLK UNHALTED CORE
                                                2894134935 I
                                                             2894645261 I
                                                                          2895023739
                          FIXC1
                                  I 2353698512 I
   CPU CLK UNHALTED BEF |
                          FIXC2
                                  | 2057044629 | 2534405765 | 2535218217 | 2535560434
     LID REPLACEMENT
                          PMC0
                                    212900444 | 200544877 | 200389272 |
                                                                           200387671
    L2 TRANS L1D WB
                                    112464863 | 99931184 | 99982371 | 99976697
                           PMC1
     ICACHE MISSES
                            PMC2
                                      21265
                                                   26233
                                                                12646
                                                                        12363
[... statistics output omitted ...]
                                                 Configured metrics
                                                 (this group)
```

## likwid-perfctr (cont.)

```
Metric
                                 Core 14
                                              Core 15
                                                          Core 16
                                                                      Core 17
     Runtime (RDTSC) [s]
                                 1.1314
                                              1.1314
                                                          1.1314
                                                                      1.1314
                                 1.0234
                                             1.2583 I
                                                          1.2586
                                                                      1.2587
    Runtime unhalted [s]
                                             2626.4367 I
         Clock [MHz]
                             l 2631.6699 l
                                                         2626.0579 I
                                                                     2626.0468
                                 1.8133
                                              1.4721
                                                          1.5611
                                                                      1.5544
             CPI
L2D load bandwidth [MBytes/s] | 12042.7388 | 11343.8446 | 11335.0428 |
                                                                     11334.9523
L2D load data volume [GBytes] | 13.6256 | 12.8349 |
                                                          12.8249 | 12.8248
                                             5652.6192 I
L2D evict bandwidth [MBytes/s] | 6361.5883 |
                                                         5655.5146 I
                                                                     5655.1937
L2D evict data volume [GBytes] | 7.1978
                                              6.3956
                                                          6.3989
                                                                      6.3985
   L2 bandwidth [MBytes/s] | 18405.5299 |
                                            16997.9477
                                                        16991.2728 I
                                                                     16990.8453
                                 20.8247
                                              19.2321
                                                          19.2246
   L2 data volume [GBytes]
                                                                       19.2241
```

Preconfigured and extensible metric groups, list with likwid-perfctr -a

- FLOPS DP: Double Precision MFlops/s
- FLOPS SP: Single Precision MFlops/s
- MEM: Main memory bandwidth in MBytes/s
- CLOCK: Clock frequency of cores

#### **MarkerAPI**

- The marker API can restrict measurements to code regions
- The API only reads counters, the setup is done by likwid-perfctr
- Multiple named regions support, accumulation over multiple calls
- Inclusive and overlapping regions allowed

LIKWID MARKER CLOSE;

```
Before LIKWID 5
#include <likwid-marker.h> _
                                                          use likwid.h
                                    // must be called from serial region
LIKWID MARKER INIT;
LIKWID MARKER REGISTER("Compute"); // optional but recommended
LIKWID MARKER START ("Compute");
                                 // call markers for each thread
LIKWID_MARKER STOP("Compute");
                                         Activate macros with -DLIKWID PERFMON
                                         Run likwid-perfetr with -m switch to
LIKWID MARKER START("Postprocess");
                                         enable marking
                                         See https://github.com/RRZE-
LIKWID MARKER STOP("Postprocess");
                                         HPC/likwid/wiki/TutorialMarkerF90 for
                                         Fortran example
                                    // must be called from serial region
```






# Case-Study for upper triangular matrix vector multiplication



- Triangular matrices often used: LU factorization -> Gauss elemination, compute inverse matrix or dominant of a matrix
- Dimension N:
  - $N \cdot {N+1/2}$  elements in matrix
  - $N \cdot {N+1/2}$  multiplications +  $N \cdot {N+1/2}$  additions
  - → Computational intensity = 2 FLOPs / 8 Bytes (counting only loads)



# Case-Study dTMVM (Code + Instrumentation)

```
#include <likwid-marker.h> ←
                                                                                       Include header file, initialize
   [...] // defines, fillMatrix and init matrix & vectors
                                                                                         library and register each
  LIKWID MARKER INIT;
                                                                                                  thread
  #pragma omp parallel { LIKWID MARKER REGISTER("Compute"); }
  #pragma omp parallel
                                                                                Data often accessed, likely to be kept
       for (int k = 0; k < ROUNDS; k++) {
                                                                                in cache
           LIKWID MARKER START ("Compute");
           #pragma omp for private(current,j)
           for (int i = 0; i < N; i++) {
                double current = 0.0;
Read
                for (int j = i; j < N; j++)
                                                                                  Data more likely located in memory.
counters
                    current += mat[(i*N)+j] * bvec[j];
                                                                                   With N=10000 and ROUNDS=1000
                cvec[i] = current;
                                                                                  (10000 + 1)/_2 \cdot 10000 \cdot 8 \text{ Bytes} \cdot 1000 \approx
                                                                                               400 GBytes
           LIKWID MARKER STOP("Compute");
           while (cvec[N>>1] < 0) {dummy();break;} // to avoid removal of loop
                                                                 Write results to file for evaluation by likwid-perfctr
  LIKWID MARKER CLOSE;
```

Run in Socket 0 domain using CPUs indexed 0 and 1 in ,phyical cores first' sorted list

Measure different metrics using LIKWID:

likwid-perfctr -C S0:0-1 -g <Group> -m 1./dtmvm

Marker API


Loads of matrix (Memory) and

Group	Metric	CPU 0	CF vector (L2)
All groups	Cycles-per-instruction	2.5	1.2
L2	L2 data volume [GBytes]	602	184
L3	L3 data volume [GBytes]	, 285	98
MEM	Memory data volume [GBytes]	412	_
DATA	Load to store ratio	3320.5 : 1	8.5 : 1
FLOPS_DP	MFLOP/s	4897	1704
L2CACHE	L2 request rate	0.75	0.13
L2CACHE	L2 miss ratio	0.30	0.30
	Only loads of the matrix	N=40000 DOLINDO-4000 Intel EE 0007M	

Only loads of the matrix. Streamed through L3 cache. N=10000, ROUNDS=1000, Intel E5-2687W

- Why is CPI lower for HWThread 1? Is it executing better on HWThread 1?
   OpenMP for pragma performs implicit barrier at end of loop
  - → Busy waiting executes many ,short' instructions
  - → CPI decreases
- Why is the load to store ratio so different? HWThread 0 loads long lines  $(N \to N/2)$  for single store to rhs HWThread 1 loads only short lines  $(N/2 \to 1)$  for single store to rhs
- L2 request rate of 75% for HWThread 0 and only 13% for HWThread 1?
   Careful about interpretations of metric names!
   Request rate = Requests to L2 / all finished instructions
   Value for HWThread 1 skewed by implicit barrier like CPI


Parallelization with OpenMP



- Calculated work/load ratio Thread 0 : Thread 1 = 3 : 1
- L2 data volume ratio Thread 0 : Thread 1 = 3.3 : 1
- L3 data volume ratio Thread 0 : Thread 1 = 2.9 : 1
- MFLOP/s ratio Thread 0 : Thread 1 = 2.9 : 1

Data volume no good metric for work.


#### Scaling run with SIMD FLOPs.




N=10000, ROUNDS=1000, Intel E5-2687W

- How can we fix the load imbalance between the threads?
  - Use a manual decomposition of the matrix
  - Change OpenMP scheduler (commonly more overhead than static)
  - Default static scheduler splits iteration space by number of threads.

Can be manually adjusted → schedule (static, 16): 16 lines per thread




#### Scaling run with SIMD FLOPs compiled with schedule(static, 16)



N=10000, ROUNDS=1000, Intel E5-2687W

#### OK, we fixed the load imbalance, what about performance?








# Case-Study for quadratic matrix vector multiplication



- Using a quadratic matrix
- Calculate on a multi-socket system
- Where does the data reside on multi-socket systems?
- Can the operating system distribute the data optimally?
- Can we initialize the data for optimal locality?
- How can we measure the inter-socket traffic?

No real allocation, just reservation



## Case-Study dMVM – Interleaved memory policy

- Interleaving memory policy
  Use numactl --interleave <NUMA node IDs|all>
  Round-Robin placement of memory pages
- For optimal placement, the code has to distribute the data

```
double* ptr = malloc(ARRAY_SIZE * sizeof(double))
if (!ptr)
    return;

#pragma omp for ...
for (int i=0; i < ARRAY_SIZE; i++)
    ptr[i] = M_PI;</pre>
Each threads triggers
first touch policy to
place the data local
to them
Use same parameters
as hot loop(s)
```

 Commonly in OpenMP, the threads get the same slice of iteration space in equally sized loops

## Advanced functionality of hardware counting

- Vendors implemented more advanced capabilities for sampling
  - Intel: Precise Event-Based Sampling
  - AMD: Instruction-Based Sampling
  - (Open)POWER: Marked instruction sampling
  - ARM does not specify anything in the docs but vendors could add it
- Event and counter options for restricted counting
  - Only count if above/below threshold
  - Edge detection (event counts active cycles → event counts activations)
  - Special unit filters like cache line status, address filters, request/response types

many more...





#### LIKWID:

https://github.com/RRZE-HPC/likwid

## perf and perf event

- Kernel interface and corresponding user-space tool
- Support commonly added by vendors
- Focus on events not physically available counter registers

## perf and perf event

- Single system call perf\_event\_open
- The perf\_event\_attr structure contains
  - Which event type (= unit): /sys/devices/<unit>/type
  - How to count? Sampling, only user-space, ...
  - What should be counted:
    - Main configuration see /sys/devices/<unit>/format/event and .../umask
    - Additional options, see /sys/devices/<unit>/format/<option>
  - Result storage (FD, mmap, ...) and format (with times?)
- After adding event, IOCTL calls for starting, stopping, resetting, ...

#### Other devices

- Many devices and associated libraries provide some counting functionality
  - Nvidia: CUPTI
  - AMD: rocProf
  - Intel GPUs: OneAPI/LevelZero
  - But also network adapters, disks, etc.
- For many:
  - Unclear how counting works (obfuscated in libraries)
  - Like for CPUs, capabilities depend on exact model
  - Limited configuration space
  - Own tools make most use of the APIs