MI300A Architecture and Programming model

HLRS, Jan 22, 2025

Johanna Potyka, Igor Pasichnyk



APU ARCHITECTURE BENEFITS FOR CPU TO GPU PORTING

AMD CDNA[™] 2 Coherent Memory Architecture





AMD CDNA[™] 3 Unified Memory APU Architecture

- **Eliminate Redundant Memory** Copies
- No programming distinction between CPU and GPU memory spaces
- High performance, fine-grained sharing between CPU and GPU processing elements
- Single process can address all memory, compute elements on a socket
- **Allows incremental porting**



AMD Instinct[™] MI300A Accelerator









XCD					
Global Resources					
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
CU	CU	CU	CU		
4MB L2 Cache					

- XCD Accelerator Complex Die
- 38 CUs per XCD, 228 total AMD CDNA[™] 3 architecture





64 work-items grouped into wavefront executing "in one pass" Each pair of **CUs** shares a 64KB, 8-way set associative instruction cache

	AMD Instinct™ MI300A
# Active CU / XCD	38
CDNA [™] 3 Accelerated Compute Dies (XCD)	6
Stream Processors	38 * 6 * 64 - 14,592
L1 Cache / CU	32 KB
L2 Cache Shared Between CUs	4 MB

- A multiple of <u>14,592</u> threads need to run concurrently to efficiently use the GPU part of the MI300A!
- Parallelism needed to use a full node (4 APUs): 4 x 14,592 x "a few"









- HBM High Bandwidth Memory
- HBM gen 3, 16GB (128 GB total)
- 665 GB/s/stack (5.3 TB/s total)
- 128 total memory channels







- Memory-side Infinity Cache
- 2MB/channel (256 MB total)
- BW amplification (up to 17 TB/s)





- Infinity Fabric (IF)
- Fully-coherent fabric (CPU+GPU)
- Provides I/O connectivity
 - Four x16 links IF to other MI300A
 Four x16 links IF or PCIe[®] gen5
 - Each link at 64 GB/s/dir

AMD Instinct™ MI300A Accelerator





228 CUs can execute 64 wide wavefronts in parallel \rightarrow Much parallelism needed to use the full device!

OpenMP offload for APUs

Recap: OpenMP® on CPUs

```
void saxpy(int n, float a, float *x, float *y) {
    double t = 0.0;
    double tb, te;
    tb = omp_get_wtime();
for (int i = 0; i < n; i++) {
        y[i] = a * x[i] + y[i];
    }
    te = omp_get_wtime();
    t = te - tb;
    printf("Time of kernel: %lf\n", t);
}</pre>
```

Recap: OpenMP® on CPUs

```
void saxpy(int n, float a, float *x, float *y) {
    double t = 0.0;
    double tb, te;
    tb = omp_get_wtime();
#pragma omp parallel for private(i) shared(x,y,a,n)
for (int i = 0; i < n; i++) {
        y[i] = a * x[i] + y[i];
        }
      te = omp_get_wtime();
      t = te - tb;
      printf("Time of kernel: %lf\n", t);
}_____</pre>
```





OpenMP® on APUs

GPU and CPU share the memory!

together we advance_

"This needs the unified shared memory model"

```
#pragma omp requires unified_shared_memory
      void saxpy(int n, float a, float *x, float *y) {
           double t = 0.0;
          double tb, te;
          tb = omp_get_wtime();
      #pragma omp target teams distribute parallel for private(i) shared(x,y,a,n)
      for (int i - 0; i < n; i++) {</pre>
                    = a * x[i] \ y[i];
Move this to the GPU
                     get_wtime()
          t = te - tb;
          printf("Time of kern
                                       1f(n'' +)
                                                           Parallelize within workgroups (use full
                               Distribute the work
                                                           wavefronts)
                               among workgroups
                               distributed to CUs
                                                                                     AMDL
```

OpenMP® on APUs : some flexibility and kernel tuning possible

```
$$ SOMP TARGET TEAMS DISTRIBUTE THREAD LIMIT(64)
 DO JKGLO=1,NGPTOT,NPROMA
    IBL=(JKGLO-1)/NPROMA+1
    ICEND=MIN(NPROMA,NGPTOT-JKGLO+1)
!$OMP PARALLEL DO SIMD
   DO JL=1,ICEND
     CALL CLOUDSC SCC HOIST &
      & (1, ICEND, NPROMA, NLEV, PTSPHY,&
      & PT(:,:,IBL), PQ(:,:,IBL), &
      & BUFFER TMP(:,:,1,IBL), BUFFER TMP(:,:,3,IBL), BUFFER TMP(:,:,2,IBL), BUFFER TMP(:,:,4:8,IBL), &
      & BUFFER LOC(:,:,1,IBL), BUFFER LOC(:,:,3,IBL), BUFFER LOC(:,:,2,IBL), BUFFER LOC(:,:,4:8,IBL), &
      & PVFA(:,:,IBL), PVFL(:,:,IBL), PVFI(:,:,IBL), PDYNA(:,:,IBL), PDYNL(:,:,IBL), PDYNI(:,:,IBL), &
      & PHRSW(:,:,IBL),
                           PHRLW(:,:,IBL),&
      & PVERVEL(:,:,IBL),
                           PAP(:,:,IBL),
                                               PAPH(:,:,IBL),&
      & PLSM(:,IBL),
                           LDCUM(:, IBL),
                                               KTYPE(:,IBL), &
      & PLU(:,:,IBL),
                           PLUDE(:,:,IBL),
                                               PSNDE(:,:,IBL),
                                                                                     PMFD(:,:,IBL),&
                                                                  PMFU(:,:,IBL),
                             !---PROGNOSTIC FIELDS
      & PA(:,:,IBL),
                           PCLV(:,:,:,IBL),
                                              PSUPSAT(:,:,IBL),&
                             !-- ARRAYS FOR AEROSOL-CLOUD INTERACTIONS
      & PLCRIT AER(:,:,IBL), PICRIT AER(:,:,IBL),&
      & PRE ICE(:,:,IBL),&
      & PCCN(:,:,IBL),
                           PNICE(:,:,IBL),&
                             !---DIAGNOSTIC OUTPUT
      & PCOVPTOT(:,:,IBL), PRAINFRAC_TOPRFZ(:,IBL),&
                             !---RESULTING FLUXES
      & PFSQLF(:,:,IBL),
                           PFSQIF (:,:,IBL), PFCQNNG(:,:,IBL),
                                                                 PFCQLNG(:,:,IBL),&
      & PFSQRF(:,:,IBL),
                           PFSQSF (:,:,IBL), PFCQRNG(:,:,IBL),
                                                                 PFCQSNG(:,:,IBL),&
      & PFSQLTUR(:,:,IBL), PFSQITUR (:,:,IBL), &
                           PFPLSN(:,:,IBL),
      & PFPLSL(:,:,IBL),
                                              PFHPSL(:,:,IBL),
                                                                  PFHPSN(:,:,IBL),&
      & LOCAL YRECLDP, &
      & ZFOEALFA(:,:,IBL), ZTP1(:,:,IBL), ZLI(:,:,IBL), ZA(:,:,IBL), ZAORIG(:,:,IBL), &
      & ZLIQFRAC(:,:,IBL), ZICEFRAC(:,:,IBL), ZQX(:,:,:,IBL), ZQX0(:,:,:,IBL), ZPFPLSX(:,:,:,IBL), &
      & ZLNEG(:,:,:,IBL), ZQXN2D(:,:,:,IBL), ZQSMIX(:,:,IBL), ZQSLIQ(:,:,IBL), ZQSICE(:,:,IBL), &
      & ZFOEEWMT(:,:,IBL), ZFOEEW(:,:,IBL), ZFOEELIQT(:,:,IBL), JL=JL)
   ENDDO
!$OMP END PARALLEL DO SIMD
 ENDDO
!$OMP END TARGET TEAMS DISTRIBUTE
```



Introspection of Data Movement on MI300A

Discrete GPU (or HSA_ XNACK=0)

APU with HSA_XNACK=1

NCC: Start kernel cloudsc driver gpu scc hoist\$cloudsc driver gpu omp scc hoist mod \$ck ∟166 1 cce\$no	ACC: Start kernel cloudsc driver gou scc hoist\$cloudsc driver gou omp scc hoist mod \$ck 166 1 cce\$nol	
ACC: flags: CACHE MOD CACHE FUNC AUTO ASYNC	ACC: flags: CACHE MOD CACHE FUNC	
CC: mod cache: 0x462a40	ACC: mod cache: 0x462a40	
CC: kernel cache: 0x461600	ACC: kennel cache: 0x461600	
CC: async info: 0x7f8669d0d120	Acc. Reiner chile. (All)	
CC: arguments: GPU argument info	Acc. async into. (Nil)	
CC: param size: 552	Acc: arguments: GPO argument into	
CC: param pointer: 0x7fff7a5cefa0	ACC: param size: 552	
CC: blocks: 4096	ACC: param pointer: 0x7++c2005a060	
CC: threads: 64	ACC: blocks: 4096	
CC: event id: 0	ACC: threads: 64	
CC: using cached module	ACC: event id: 0	
.CC: getting function cloudsc_driver_gpu_scc_hoist\$cloudsc_driver_gpu_omp_scc_hoist_mod_\$ck_L166_1	ACC: using cached module	
<pre>CC: stats threads=64 threadblocks per cu=1 shared=0 total shared=0</pre>	ACC: getting function cloudsc driver gpu scc hoist\$cloudsc driver gpu omp scc hoist mod \$ck L166 1	
CC: prefer equal shared memory and L1 cache	ACC: stats threads=64 threadblocks per cu=1 shared=0 total shared=0	
CC: kernel information	ACC: prefer equal shared memory and 11 cache	
ACC: num registers : 412	ACC: kernel information	
CC: max theads per block : 64		
CC: shared size : 0 bytes	ACC: max theads non block : 64	
CC: const size : 0 bytes	Acc. max theats per block . 64	
CC: local size : 864 bytes	Acc: shared size : 0 bytes	
	ACC: CONST SIZE : 0 bytes	
Icc: launching kernel new	ACC: local size : 864 bytes	
CC: caching function	ACC :	
ICC: End kernel	ACC: launching kernel new	
	ACC: synchronize	
<pre>icc: Start wait async(auto) from//nome/users/pmullown/ECMWF/dwart-p-cloudsc/src/cloudsc_gpu/c</pre>	ACC: caching function	
CC: async_into: 0X/t8659000120	ACC: End kernel	
CC: Freeing delayed free for async(auto)	ACC :	
	ACC: Start transfer 66 items from///home/users/pmullown/ECMWE/dwarf-p-cloudsc/src/cloudsc gpu/	
C. Start transfor 66 itoms from / / / /homs/usars/nmullour/ECMUE/duarf n cloudes/sns/cloudes gnu/	ACC: flags:	
C: flage:		
	ACC. Trans 1	
CC- Trans 1	Acc. If and it	
Simple transfer of 'huffer loc(\cdots)' (2298478592 hytes)	Acc. Simple transfer of burrer $10c(:,:,:)$ (2298478592 bytes)	
$C: \qquad bast atr 2032 f200$	ALC: nost ptr 20482c200	
CC: acc ptr 7f6486e00000	.: acc ptr 20482c200	
CC: flags: COPY ACC TO HOST FREE REL PRESENT REG PRESENT IMPLICIT MAP	C: Itags: COPY ACC TO HOST FREE REL PRESENT REG PRESENT UNIFIED MEM IMPLICIT MAP	
CC: release acc 7f6486e00000 from present table index 47 (ref count 1)	<pre>: release acc 20482c200 from present table index 47 (ref_count 1)</pre>	
CC: release present (acc 7f6486e00000)	: release present (acc 20482c200)	
CC: new acc ptr 0	ACC: new acc ptr 0	

When XNACK=1, we see the same host and device pointers and UNIFIED_MEM usage



Performance on AMD discrete GPUs (MI250X) vs. APU (MI300A)

- Distinguish between first call and mean of the final N-1 calls
 - "First touch penalty" with export HSA_XNACK=1
 - Following kernels using the same data are fast!
 - Memory pools help to avoid first touch penalty!

For MI300A run with export HSA_XNACK=1



•

APU PROGRAMMING MODEL WITH OPENMP

CPU CODE

GPU CODE

APU CODE

!allocation on host
ALLOCATE(var(1:N))

!compute on host
!\$omp parallel do &
!\$omp private(i), shared(var)
DO i=1,N
 var(i) = ...
END DO
!\$omp end parallel do
!sync barrier at omp end ...
...

!deallocation
DEALLOCATE(var)



!deallocation
DEALLOCATE(var)

!\$omp requires unified_shared_memory
!allocation of unified memory
ALLOCATE(var(1:N))

Cheap CPU -> GPU with APU

!compute on device, no expl. mem movement!
!\$omp target teams distribute parallel do &
!\$omp private(i),shared(var)
D0 i=1,N

var(i) = ...
END DO

!\$omp end target teams distribute parallel do
!host-device sync barrier at omp end ...

!deallocation of unified memory
DEALLOCATE(var)

- Compute kernel
- Special directive to enable unified memory
- Explicit memory management between CPU & GPU -> not needed for APU!
- Synchronization Barrier



Native or Low-level Languages

Heterogeneous Interface for Portability (HIP)

A portable layer on top of ROCm and CUDA

Requires a different source on CPU and GPU

- Larger effort for porting
- No equivalent of CUDA Fortran available: Fortran requires C interfaces

Reccomendation: HIP for *hottest loops* and complex kernels only if you start from a CPU code

- If already CUDA ported: Converting CUDA to HIP is straightforward
 - Hipify scripts do majority of the work
 - Still requires optimization effort to get best performance
 - e.g. a wavefront has 64 threads executing the same instruction (different compared to 32 threads per warp on NVIDIA hardware)



APU PROGRAMMING MODEL WITH HIP

C++ example, Fortran only possible with C bindings and Interface to C for GPU kernels

	CPU CODE	GPU CODE	APU CODE
double* in_h = double* out_h	<pre>(double*)malloc(Msize); (double*)malloc(Msize);</pre>	<pre>double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize); hipMalloc(∈_d, Msize); hipMalloc(&out_d, Msize);</pre>	double* in_h = (double*)malloc(Msize); double* out_h = (double*)malloc(Msize);
for (int i=0; in_h[i] = pu_func(in_h,	i <m; i++)="" initialize<br="">.; out_h, M);</m;>	<pre>for (int i=0; i<m; gpu_func<<="" hipmemcpy(in_d,in_h,msize);="" i++)="" in_h[i]=";" initialize="">>(in_d, out_d, M); hipDeviceSynchronize(); hipMemcpy(out_h,out_d,Msize);</m;></pre>	<pre>for (int i=0; i<m; gpu_func<<="" i++)="" in_h[i]=";" initialize="">>(in_h, out_h, M); hipDeviceSynchronize();</m;></pre>
for (int i=0; = out_h[i]	i <m; cpu-process<br="" i++)="">;</m;>	<pre>for (int i=0; i<m; cpu-process="out_h[i];</pre" i++)=""></m;></pre>	for (int i=0; i <m; cpu-process<br="" i++)=""> = out_h[i];</m;>

- Compute kernel
- GPU memory allocation on Device -> no copies for host and device on APU!
- Explicit memory management between CPU & GPU -> not needed for APU!
- Synchronization Barrier

*Note that OpenMP target and do concurrent can be compiled for the host -> allows initial porting preparation on CPU

together we advance_

Most common decisions how to port to Hunter



Summary

- AMD Instinct MI300A
 - Unified memory
 - 228 CUs (wavefront: 64)
 - 128 GB HBM
 - Last level cache shared between CPU and GPU

- Programming the APU:
 - Unified shared memory / APU programming model
 - No data movement needed with HSA_XNACK=1
 - Most common: OpenMP offload, HIP, stdpar / do concurrent

ccD

ICD

000

HBM

HBM

6

TCD

03

00

ICD

CC

300

HBM

HBM

0

ICD

HEM

00

ICD

HEM

ACD

CCD

00%

HBM

ccD

HBM

Further Resources

GPU / APU Training:

- AMD GPU programming course: <u>https://fs.hlrs.de/projects/par/events/2024/GPU-AMD/</u>
- AMD GPU OpenMP programming course: <u>https://fs.hlrs.de/projects/par/events/2024/GPU-AMD2/</u>
- Training examples: <u>https://github.com/AMD/HPCTrainingExamples</u>

MI300 White Paper:

<u>https://www.amd.com/content/dam/amd/en/documents/instinct-tech-docs/white-papers/amd-cdna-3-white-paper.pdf</u>
 AMD Blog:

https://rocm.blogs.amd.com/

ROCm Documentation:

https://rocm.docs.amd.com/

OpenMP ported example code:

- OpenFoam on APU Code: <u>https://github.com/ROCm/OpenFOAM_HMM</u>
- OpenFoam on APU Paper: <u>https://ieeexplore.ieee.org/abstract/document/10528925</u>

DISCLAIMERS AND ATTRIBUTIONS

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

© 2024 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD Arrow logo, Radeon[™], Instinct[™], EPYC, Infinity Fabric, ROCm[™], and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

HPE is a registered trademark of Hewlett Packard Enterprise Company and/or its affiliates.

The OpenMP® name and the OpenMP® logo are registered trademarks of the OpenMP Architecture Review Board

