

Programming Techniques for Supercomputers Tutorial

Erlangen National High Performance Computing Center

Department of Computer Science

FAU Erlangen-Nürnberg

Sommersemester 2025



Assignment 4 – Task 1

Peak performance and bandwidth

a) $48 \text{ (cores)} \times 8 \text{ (AVX-512)} \times 2 \text{ (FMA/cy)} \times 2 \text{ (flops/FMA)} \times 2.0 \text{ (Gcy/s)} = 3.072 \text{ Tflop/s}$

b) $12 \text{ (channels)} \times 8 \text{ (byte/cy)} \times 3.2 \text{ (Gcy/s)} = 307.2 \text{ GB/s}$

c) Amount of floating-point computations: 2×10^9 flops
Amount of data transfer: $4 \times 8 \times 10^9$ byte

```
for(int i=0; i<109; ++i)  
    a[i] = b[i] + s * c[i];
```

Time to do the flops at peak flop rate: $T_{\text{flops}} = \frac{2 \times 10^9 \text{ flops}}{3.072 \text{ Tflops/s}} = 651 \text{ } \mu\text{s}$

Time to transfer the data at peak BW: $T_{\text{BW}} = \frac{32 \times 10^9 \text{ byte}}{307.2 \text{ Gbyte/s}} = 104 \text{ ms}$

→ The bottleneck is clearly the **data transfer**

→ In-core model **not** helpful (LD/ST-bound), better: P_{max}

Assignment 4 – Task 2

Outer product

a) Locality of access ($a[][]$ in memory, N is large):

```
for(j=0; j<N; ++j)
  for(i=0; i<N; ++i)
    a[j][i] = x[i] * y[j];
```

$a[][]$ **purely spatial** locality (each element accessed exactly once in linear order)


$x[]$ **spatial and temporal** locality:
all elements accessed in linear order,
each element reused $N-1$ times **if array $x[]$ fits into some cache**

$y[]$ **spatial and temporal** locality:
all elements accessed in linear order,
each element reused $N-1$ times from **L1 or register**

Assignment 4 – Task 2

Outer product

b)




```
for(j=0; j<N; ++j)
  for(i=0; i<N; ++i)
    a[j][i] = x[i] * y[j];
```

Assignment 4 – Task 2

Outer product

b)



```
for(jb=0; jb<N; jb+=bsize)
  for(ib=0; ib<N; ib+=bsize)
    for(j=jb; j<min(N,jb+bsize); ++j)
      for(i=ib; i<min(N,ib+bsize); ++i)
        a[j][i] = x[i] * y[j];
```

Tile size: $\text{bsize}^2 \times 8\text{B}$

With 1 MiB L2 cache:

$$8 \times \text{bsize}^2 < 2^{20}$$

$$\rightarrow \text{bsize} < 362$$

Assignment 4 – Task 2

Outer product

c) $N = 10^4 \rightarrow$ size of $\mathbf{x}[]$: $L2 > 80 \text{ kB} > L1$

$\rightarrow \mathbf{x}[]$ stays in L2

```
for(jb=0; jb<N; jb+=bsize)
  for(ib=0; ib<N; ib+=bsize)
    for(j=jb; j<min(N,jb+bsize); ++j)
      for(i=ib; i<min(N,ib+bsize); ++i)
        a[j][i] = x[i] * y[j];
```

	B_C in Memory	B_C in L3	B_C in L2	B_C in L1
untiled	16 B/it	16 B/it	24 B/it	32 (24) B/it
tiled	16 B/it	16 B/it	16 B/it	32 (24) B/it

$\rightarrow$ tiling improves performance due to **the reuse of $\mathbf{x}[]$**

Assignment 4 – Task 3

Optimizing for code balance

a)

```
float a[],b[],c[],z[];  
  
for(i=0; i<N; ++i) {  
    a[i] += b[i] * c[i];  
}  
for(i=0; i<N; ++i) {  
    z[i] = a[i] * 0.5f;  
}
```

Loop fusion

```
float a[],b[],c[],z[];  
  
for(i=0; i<N; ++i) {  
    a[i] += b[i] * c[i];  
    z[i] = a[i] * 0.5f;  
}
```

$$B_c = \frac{16 + 12}{3} \frac{B}{\text{Flop}} = 9.33 \text{ B/Flop}$$

$$B_c = \frac{16 + 8}{3} \frac{B}{\text{Flop}} = 8 \text{ B/Flop}$$

Assignment 4 – Task 3

Optimizing for code balance

b)

- L1-L2: 64 B/cy half-duplex → 1 cy/CL
- L2-L3: 16 B/cy half-duplex → 4 cy/CL
- Mem BW: 110 GB/s, half-duplex → 1.28 cy/CL
- 2.2 GHz clock freq

```
float a[],b[],c[],z[];  
  
for(i=0; i<N; ++i) {  
    a[i] += b[i] * c[i];  
    z[i] = a[i] * 0.5f;  
}
```

L1-L2: 6 cy
L2-L3: 24 cy
Memory: 7.7 cy

