



Exercise 8 – GPUs

Erlangen National High Performance Computing Center (NHR@FAU)

Sommersemester 2026

Assignment 8 – Task 1

Performance: $P_{chip} = n_{core} \cdot n_{super}^{FP} \cdot n_{FMA} \cdot n_{SIMD} \cdot f$

The diagram shows the equation $P_{chip} = n_{core} \cdot n_{super}^{FP} \cdot n_{FMA} \cdot n_{SIMD} \cdot f$ with five blue arrows pointing from labels below to variables above:

- From **#Cores** to n_{core}
- From **Super-scalarity** to n_{super}^{FP}
- From **FMA factor** to n_{FMA}
- From **SIMD factor** to n_{SIMD}
- From **Clock Speed** to f

■ Float

- $P_{CPU} = (1 \cdot 144) \cdot 1 \frac{inst}{cyc} \cdot 2 \frac{Flop}{FMA} \cdot 16 \frac{FMA}{inst} \cdot 2.8 GHz = 12.9 \frac{TFlop}{s}$
- $P_{GPU} = (92 \cdot 4) \cdot 16 \frac{inst}{cyc} \cdot 2 \frac{Flop}{FMA} \cdot 1 \frac{FMA}{inst} \cdot 1.2 GHz = 14.1 \frac{TFlop}{s}$
- $P_{node} = 8 \cdot P_{GPU} = 113.0 \frac{TFlop}{s}$
- $P_{cluster} = 212 \cdot P_{node} = 24.0 \frac{PFlop}{s}$

Assignment 8 – Task 1

Performance: $P_{chip} = n_{core} \cdot n_{super}^{FP} \cdot n_{FMA} \cdot n_{SIMD} \cdot f$

The diagram shows the equation $P_{chip} = n_{core} \cdot n_{super}^{FP} \cdot n_{FMA} \cdot n_{SIMD} \cdot f$ with five blue arrows pointing from labels below to variables above:

- n_{core} is labeled "#Cores"
- n_{super}^{FP} is labeled "Super-scalarity"
- n_{FMA} is labeled "FMA factor"
- n_{SIMD} is labeled "SIMD factor"
- f is labeled "Clock Speed"

■ Double

- $P_{CPU} = (1 \cdot 144) \cdot 1 \frac{inst}{cyc} \cdot 2 \frac{Flop}{FMA} \cdot 8 \frac{FMA}{inst} \cdot 2.8 GHz = 6.5 \frac{TFlop}{s}$
- $P_{GPU} = (92 \cdot 4) \cdot 1 \frac{inst}{cyc} \cdot 2 \frac{Flop}{FMA} \cdot 1 \frac{FMA}{inst} \cdot 1.2 GHz = 0.9 \frac{TFlop}{s}$
- $P_{node} = 8 \cdot P_{GPU} = 7.1 \frac{TFlop}{s}$
- $P_{cluster} = 212 \cdot P_{node} = 1.5 \frac{PFlop}{s}$

Assignment 8 – Task 2

- #FLOP for a **D**ouble-Precision **G**eneral **M**atrix **M**atrix Multiplication (DGEMM) for matrices with dimensions $MK \times KN = MN$
- $N_{flops} = 2 \cdot MNK^\dagger$
- Assume compute boundness in the computational part
- Assume no overlap between
 - Host-device data transfers
 - Device-host data transfers
 - Computation

Assignment 8 – Task 2

- Float

- $T_{CPU} = \frac{N_{Flops}}{P_{CPU}} = \frac{2 \cdot 4096^3 \text{ Flop}}{12.9 \frac{\text{TFlop}}{s}} = 10.7 \text{ ms}$

- $T_{GPU} = \frac{N_{Flops}}{P_{GPU}} = \frac{2 \cdot 4096^3 \text{ Flop}}{113.0 \frac{\text{TFlop}}{s}} = 1.2 \text{ ms}$

- $T_{PCIe} = \frac{V}{B} = \frac{3 \cdot 4096^2 \cdot 4 \text{ B}}{4 \cdot 32.0 \frac{\text{GB}}{s}} = 1.6 \text{ ms}$

- $T_{Total} = T_{GPU} + T_{PCIe} = 1.2 + 1.6 \text{ ms} = 2.8 \text{ ms}$

- $S = \frac{T_{CPU}}{T_{Total}} = 3.8$

Assignment 8 – Task 2

- Double

- $T_{CPU} = \frac{N_{Flops}}{P_{CPU}} = \frac{2 \cdot 4096^3 \text{ Flop}}{\textcolor{red}{6.5} \frac{\text{TFlop}}{s}} = 21.3 \text{ ms}$

- $T_{GPU} = \frac{N_{Flops}}{P_{GPU}} = \frac{2 \cdot 4096^3 \text{ Flop}}{\textcolor{red}{7.1} \frac{\text{TFlop}}{s}} = 19.5 \text{ ms}$

- $T_{PCIe} = \frac{V}{B} = \frac{3 \cdot 4096^2 \cdot \textcolor{red}{8} \text{ B}}{4 \cdot 32.0 \frac{\text{GB}}{s}} = 3.1 \text{ ms}$


- $T_{Total} = T_{GPU} + T_{PCIe} = 19.5 + 3.1 \text{ ms} = 22.6 \text{ ms}$

- $S = \frac{T_{CPU}}{T_{Total}} = 0.9$

Assignment 8 – Task 3

- Kernel code

```
__global__ void kernel(float* A, float* B, float* C, int size) {  
    int tidx = threadIdx.x + blockDim.x * blockIdx.x;  
    int tidy = threadIdx.y + blockDim.y * blockIdx.y;  
  
    if (tidx >= size || tidy >= size) return;  
  
    C[tidx + tidy * size] += A[tidx + tidy * size] * B[tidy];  
}
```



Two DRAM loads and
one DRAM store
(assuming B fits into L2)

Assignment 8 – Task 3

- Little's Law

$$L = \frac{N}{b_s} \leftrightarrow N = L \cdot b_s$$

The diagram illustrates Little's Law with the equation $L = \frac{N}{b_s} \leftrightarrow N = L \cdot b_s$. Three callout boxes provide context for the variables: a box labeled '#Bytes in flight' points to the variable N ; a box labeled 'Latency' points to the variable L ; and a box labeled 'Bandwidth' points to the variable b_s .

Assignment 8 – Task 3

■ Little's Law

- $L = \frac{N}{b_S} \leftrightarrow N = L \cdot b_S$

- $L_{seconds} = \frac{L_{cycles}}{F}$

- $N = N_{threads} \cdot V_{thread}$

- $N = 1200.0 \frac{GB}{s} \cdot \frac{720}{1.2 GHz} = 720 KB$

- $N_{threads} = \frac{N}{4 \cdot 3 \frac{B}{thread}} = \frac{720 KB}{12 \frac{B}{thread}} = 60000$

Minimum number of threads required to saturate the DRAM bandwidth, actual number is usually higher

Assignment 8 – Task 3

■ Kernel code

```
__global__ void kernel(float* A, float* B, float* C, int size) {  
    int tidx = threadIdx.x + blockDim.x * blockIdx.x;  
    int tidy = threadIdx.y + blockDim.y * blockIdx.y;  
  
    if (tidx >= size || tidy >= size) return;  
  
    C[tidx + tidy * size] += A[tidx + tidy * size] * B[tidy];  
}
```

minimized cache traffic
if block width allows full
cache line access, i.e.,
multiple of 8

Threads with same tidy can
share data in L1
-> blocks with large x-extent
reduce L2 cache traffic


Assignment 8 – Task 4

- Kernel code for $a[i] = a[i] * 2.0$

```
__global__ void kernel(double* a, int size) {  
    int x = threadIdx.x + blockDim.x * blockIdx.x;  
    int stride = blockDim.x * blockDim.x;  
  
    for ( ; x <= size; x += stride)  
        a[x] *= 2;  
}
```


Assignment 8 – Task 5

- Block size investigation




Assignment 8 – Task 6

- DRAM Bandwidth



Assignment 8 – Task 6

- DRAM Bandwidth (with one warm-up iteration, not part of exercise)



Assignment 8 – Task 6

■ PCIe Bandwidth

